ATE149691T1 - Schnelle prüfung von feld-effekt-transistoren - Google Patents

Schnelle prüfung von feld-effekt-transistoren

Info

Publication number
ATE149691T1
ATE149691T1 AT92309058T AT92309058T ATE149691T1 AT E149691 T1 ATE149691 T1 AT E149691T1 AT 92309058 T AT92309058 T AT 92309058T AT 92309058 T AT92309058 T AT 92309058T AT E149691 T1 ATE149691 T1 AT E149691T1
Authority
AT
Austria
Prior art keywords
field
effect transistors
testing
weak
pulled
Prior art date
Application number
AT92309058T
Other languages
English (en)
Inventor
James E Bowles
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE149691T1 publication Critical patent/ATE149691T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/27—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements
    • G01R31/275—Testing of devices without physical removal from the circuit of which they form part, e.g. compensating for effects surrounding elements for testing individual semiconductor components within integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Junction Field-Effect Transistors (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
AT92309058T 1991-11-07 1992-10-05 Schnelle prüfung von feld-effekt-transistoren ATE149691T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/788,819 US5166608A (en) 1991-11-07 1991-11-07 Arrangement for high speed testing of field-effect transistors and memory cells employing the same

Publications (1)

Publication Number Publication Date
ATE149691T1 true ATE149691T1 (de) 1997-03-15

Family

ID=25145658

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92309058T ATE149691T1 (de) 1991-11-07 1992-10-05 Schnelle prüfung von feld-effekt-transistoren

Country Status (5)

Country Link
US (1) US5166608A (de)
EP (1) EP0541240B1 (de)
JP (1) JPH05218308A (de)
AT (1) ATE149691T1 (de)
DE (1) DE69217827T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5361232A (en) * 1992-11-18 1994-11-01 Unisys Corporation CMOS static RAM testability
US5410254A (en) * 1993-03-04 1995-04-25 Lsi Logic Corporation Method for optimizing the structure of a transistor to withstand electrostatic discharge
GB2277161B (en) * 1993-04-14 1997-06-04 Plessey Semiconductors Ltd Memory defect detection arrangement
US5835427A (en) * 1993-12-22 1998-11-10 Stmicroelectronics, Inc. Stress test mode
US5570317A (en) * 1994-07-19 1996-10-29 Intel Corporation Memory circuit with stress circuitry for detecting defects
GB2297173A (en) * 1995-01-18 1996-07-24 Plessey Semiconductors Ltd Static random access memories
US5511164A (en) 1995-03-01 1996-04-23 Unisys Corporation Method and apparatus for determining the source and nature of an error within a computer system
US5568435A (en) * 1995-04-12 1996-10-22 Micron Technology, Inc. Circuit for SRAM test mode isolated bitline modulation
JP2822951B2 (ja) * 1995-08-28 1998-11-11 日本電気株式会社 絶縁ゲート電界効果トランジスタの評価素子とそれを用いた評価回路および評価方法
EP1269204A2 (de) 2000-03-10 2003-01-02 Infineon Technologies AG Test-schaltungsanordnung und verfahren zum testen einer vielzahl von transistoren
US6396298B1 (en) * 2000-04-14 2002-05-28 The Aerospace Corporation Active feedback pulsed measurement method
RU2456627C1 (ru) * 2011-03-31 2012-07-20 Федеральное государственное унитарное предприятие федеральный научно-производственный центр "Научно-исследовательский институт измерительных систем им. Ю.Е. Седакова" УСТРОЙСТВО ДЛЯ КУЛОНОМЕТРИЧЕСКОГО ИЗМЕРЕНИЯ ЭЛЕКТРОФИЗИЧЕСКИХ ПАРАМЕТРОВ НАНОСТРУКТУР ТРАНЗИСТОРА n-МОП В ТЕХНОЛОГИЯХ КМОП/КНД

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3795859A (en) * 1972-07-03 1974-03-05 Ibm Method and apparatus for determining the electrical characteristics of a memory cell having field effect transistors
US3995215A (en) * 1974-06-26 1976-11-30 International Business Machines Corporation Test technique for semiconductor memory array
US4502140A (en) * 1983-07-25 1985-02-26 Mostek Corporation GO/NO GO margin test circuit for semiconductor memory
US4612630A (en) * 1984-07-27 1986-09-16 Harris Corporation EEPROM margin testing design
JPS62183100A (ja) * 1986-02-05 1987-08-11 Nec Ic Microcomput Syst Ltd スタテイツク型ランダムアクセスメモリ装置
US4789825A (en) * 1986-05-14 1988-12-06 American Telephone And Telegraph Co., At&T Bell Laboratories Integrated circuit with channel length indicator
US4801869A (en) * 1987-04-27 1989-01-31 International Business Machines Corporation Semiconductor defect monitor for diagnosing processing-induced defects
US4879690A (en) * 1987-09-07 1989-11-07 Mitsubishi Denki Kabushiki Kaisha Static random access memory with reduced soft error rate
US4835458A (en) * 1987-11-09 1989-05-30 Intel Corporation Signature analysis technique for defect characterization of CMOS static RAM cell failures
JPH01321382A (ja) * 1988-06-23 1989-12-27 Nec Ic Microcomput Syst Ltd Ｍｏｓトランジスタの試験回路
US5022008A (en) * 1989-12-14 1991-06-04 Texas Instruments Incorporated PROM speed measuring method
US5097206A (en) * 1990-10-05 1992-03-17 Hewlett-Packard Company Built-in test circuit for static CMOS circuits

Also Published As

Publication number Publication date
EP0541240B1 (de) 1997-03-05
DE69217827T2 (de) 1997-10-09
EP0541240A1 (de) 1993-05-12
US5166608A (en) 1992-11-24
JPH05218308A (ja) 1993-08-27
DE69217827D1 (de) 1997-04-10

Similar Documents

Publication Publication Date Title
ATE149691T1 (de) Schnelle prüfung von feld-effekt-transistoren
KR890002890A (ko) 부정방지장치로 이루어진 메모리를 가진 집적회로
DE3069893D1 (en) Method involving testing an electrically alterable microelectronic memory circuit
KR910010862A (ko) Cmos 전원-온 리세트 회로
KR900019038A (ko) 다이나믹형 랜덤억세스메모리
KR880001111A (ko) 반도체 집적회로
US5192878A (en) High-speed differential amplifier
US5111136A (en) Semiconductor circuit
US4253163A (en) Sense amplifier-detector circuit
KR960015590A (ko) 저전력의 스테이틱 랜덤 억세스 메모리소자
KR920022293A (ko) 비정기적인 리프레쉬 동작을 실행하는 반도체 메모리 장치
KR930005037A (ko) 반도체 메모리 장치의 자동 스트레스 모드 테스트장치
KR850007156A (ko) 다이나믹형 랜덤억세스 메모리
KR870007512A (ko) 어드레스 신호변화를 검출하는 회로를 지닌 반도체 집적회로
KR900019040A (ko) 다이나믹형 랜덤억세스메모리
KR950001862A (ko) 반도체 집적 회로 장치
KR940020565A (ko) 반도체 집적회로(semiconductor integrated circuit)
KR930001241A (ko) 진단 모드 동작용 판별기를 갖는 반도체 메모리 장치
DE69426087D1 (de) Halbleiterspeichergerät mit einer Prüfschaltung
KR870007511A (ko) 데이타 판독회로
KR940016270A (ko) 비트 라인 부하 회로
KR960027331A (ko) 버퍼회로 및 바이어스회로
KR920010907A (ko) 자유 전하 회로
KR900010793A (ko) Cmos 프로그래밍을 지니는 ecl eprom
KR950015749A (ko) 반도체메모리장치의 전원 지연회로