ATE146610T1 - Schwellendetektionsschaltungen für digitale pufferspeicher - Google Patents
Schwellendetektionsschaltungen für digitale pufferspeicherInfo
- Publication number
- ATE146610T1 ATE146610T1 AT90302685T AT90302685T ATE146610T1 AT E146610 T1 ATE146610 T1 AT E146610T1 AT 90302685 T AT90302685 T AT 90302685T AT 90302685 T AT90302685 T AT 90302685T AT E146610 T1 ATE146610 T1 AT E146610T1
- Authority
- AT
- Austria
- Prior art keywords
- threshold
- threshold detection
- detection circuit
- buffer memory
- logic circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
- G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
- G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
- G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/62—Performing operations exclusively by counting total number of pulses ; Multiplication, division or derived operations using combined denominational and incremental processing by counters, i.e. without column shift
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F2205/12—Indexing scheme relating to groups G06F5/12 - G06F5/14
- G06F2205/126—Monitoring of intermediate fill level, i.e. with additional means for monitoring the fill level, e.g. half full flag, almost empty flag
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Information Transfer Systems (AREA)
- Manipulation Of Pulses (AREA)
- Communication Control (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/343,622 US4969164A (en) | 1989-04-27 | 1989-04-27 | Programmable threshold detection logic for a digital storage buffer |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE146610T1 true ATE146610T1 (de) | 1997-01-15 |
Family
ID=23346862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT90302685T ATE146610T1 (de) | 1989-04-27 | 1990-03-14 | Schwellendetektionsschaltungen für digitale pufferspeicher |
Country Status (5)
Country | Link |
---|---|
US (1) | US4969164A (de) |
EP (1) | EP0395210B1 (de) |
JP (1) | JPH02300820A (de) |
AT (1) | ATE146610T1 (de) |
DE (1) | DE69029422T2 (de) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5278956A (en) * | 1990-01-22 | 1994-01-11 | Vlsi Technology, Inc. | Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like |
JPH07120929B2 (ja) * | 1990-10-29 | 1995-12-20 | 三菱電機株式会社 | パルス発生回路 |
US5201692A (en) * | 1991-07-09 | 1993-04-13 | Hydro-Gear Limited Partnership | Rider transaxle having hydrostatic transmission |
EP0537397B1 (de) * | 1991-10-17 | 1997-02-05 | International Business Machines Corporation | Adaptive FIFO-Speichersteuerung |
EP0574598A1 (de) * | 1992-06-13 | 1993-12-22 | International Business Machines Corporation | Datenpufferspeicher |
US5355113A (en) * | 1992-06-22 | 1994-10-11 | Sgs-Thomson Microelectronics, Inc. | Serialized difference flag circuit |
US5323272A (en) * | 1992-07-01 | 1994-06-21 | Ampex Systems Corporation | Time delay control for serial digital video interface audio receiver buffer |
US5412782A (en) | 1992-07-02 | 1995-05-02 | 3Com Corporation | Programmed I/O ethernet adapter with early interrupts for accelerating data transfer |
US5381126A (en) * | 1992-07-31 | 1995-01-10 | Sgs-Thompson Microelectronics, Inc. | Programmable difference flag logic |
JPH06187178A (ja) * | 1992-12-18 | 1994-07-08 | Hitachi Ltd | 仮想計算機システムの入出力割込み制御方法 |
EP0685797A1 (de) * | 1994-06-03 | 1995-12-06 | Hewlett-Packard Company | Überlaufschutzschaltung für UART-Gerät |
JPH08221311A (ja) * | 1994-12-22 | 1996-08-30 | Sun Microsyst Inc | スーパースカラプロセッサにおけるロードバッファ及びストアバッファの優先順位の動的切換え |
FR2774784B1 (fr) | 1998-02-12 | 2004-09-24 | Inside Technologies | Microprocesseur comportant un systeme de synchronisation avec un evenement asynchrone attendu |
US6327249B1 (en) | 1999-08-04 | 2001-12-04 | Ess Technology, Inc | Data communication device |
US20050033942A1 (en) * | 2003-08-08 | 2005-02-10 | Simcha Gochman | Distribution of architectural state information in a processor across multiple pipeline stages |
US7038499B1 (en) * | 2004-05-27 | 2006-05-02 | National Semiconductor Corporation | System and method for a programmable threshold detector for automatically switching to an active mode or standby mode in a device |
US7702887B1 (en) * | 2004-06-30 | 2010-04-20 | Sun Microsystems, Inc. | Performance instrumentation in a fine grain multithreaded multicore processor |
TWI379554B (en) * | 2008-05-21 | 2012-12-11 | Realtek Semiconductor Corp | Data access device and method for communication system |
US8024719B2 (en) | 2008-11-03 | 2011-09-20 | Advanced Micro Devices, Inc. | Bounded hash table sorting in a dynamic program profiling system |
US20100115494A1 (en) * | 2008-11-03 | 2010-05-06 | Gorton Jr Richard C | System for dynamic program profiling |
US8478948B2 (en) | 2008-12-04 | 2013-07-02 | Oracle America, Inc. | Method and system for efficient tracing and profiling of memory accesses during program execution |
US10706101B2 (en) | 2016-04-14 | 2020-07-07 | Advanced Micro Devices, Inc. | Bucketized hash tables with remap entries |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1485616A (en) * | 1973-04-19 | 1977-09-14 | Post Office | Apparatus for displaying an extreme value among a succession of digital values and method of testing pulse code modulation equipment using such apparatus |
JPS5291638A (en) * | 1976-01-29 | 1977-08-02 | Sony Corp | D/a converter |
US4667337A (en) * | 1985-08-28 | 1987-05-19 | Westinghouse Electric Corp. | Integrated circuit having outputs configured for reduced state changes |
JPS6292612A (ja) * | 1985-10-18 | 1987-04-28 | Fujitsu Ltd | パルス間隔検出回路 |
JPS62225050A (ja) * | 1986-03-27 | 1987-10-03 | Nippon Telegr & Teleph Corp <Ntt> | 回線制御装置 |
US4713832A (en) * | 1986-04-11 | 1987-12-15 | Ampex Corporation | Programmable divider up/down counter with anti-aliasing feature and asynchronous read/write |
US4837748A (en) * | 1986-11-13 | 1989-06-06 | Vitelic Corporation | Counting RAM |
-
1989
- 1989-04-27 US US07/343,622 patent/US4969164A/en not_active Expired - Lifetime
-
1990
- 1990-03-14 EP EP90302685A patent/EP0395210B1/de not_active Expired - Lifetime
- 1990-03-14 AT AT90302685T patent/ATE146610T1/de not_active IP Right Cessation
- 1990-03-14 DE DE69029422T patent/DE69029422T2/de not_active Expired - Fee Related
- 1990-04-26 JP JP2114934A patent/JPH02300820A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0395210A2 (de) | 1990-10-31 |
DE69029422T2 (de) | 1997-07-10 |
EP0395210B1 (de) | 1996-12-18 |
JPH02300820A (ja) | 1990-12-13 |
EP0395210A3 (de) | 1992-08-05 |
DE69029422D1 (de) | 1997-01-30 |
US4969164A (en) | 1990-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE146610T1 (de) | Schwellendetektionsschaltungen für digitale pufferspeicher | |
GB1508893A (en) | Detector for coded speech signals | |
KR880011997A (ko) | 자동 이득 조절 시스템 | |
JPS5333542A (en) | Signal detection circuit | |
DE3675050D1 (de) | Signalauswaehlkreis. | |
EP0389936A3 (de) | Pegel- und flankenempfindliche Eingangsschaltung | |
JPS57209503A (en) | Sequence controller | |
KR890015285A (ko) | 반도체집적회로의 오동작방지회로 | |
JPS5745795A (en) | Scanning device | |
JPS57132268A (en) | Digital signal processing circuit | |
JPS55166749A (en) | Decoder circuit | |
JPS56157570A (en) | Bar-code reading system | |
SU1083365A1 (ru) | Реверсивное пересчетное устройство | |
JPS57162894A (en) | Clock pulse reproducing circuit | |
JPS57153382A (en) | Character discriminating device | |
JPS5729160A (en) | Information processor | |
JPS57124928A (en) | Edge detection circuit | |
JPS57140024A (en) | Signal detecting circuit | |
JPS55129872A (en) | Discrimination circuit for feature of character | |
JPS57193847A (en) | Memory bank dividing circuit | |
JPS5786924A (en) | Timer device | |
JPS57188158A (en) | Parity bit addition circuit | |
JPS55158761A (en) | Alarm device for discrimination reproducing circuit | |
JPS5437707A (en) | Index clock supervising circuit | |
JPS5441628A (en) | Semiconductor memory unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |