YU56290A - Logički mehanizam kružne redukcije - Google Patents

Logički mehanizam kružne redukcije

Info

Publication number
YU56290A
YU56290A YU56290A YU56290A YU56290A YU 56290 A YU56290 A YU 56290A YU 56290 A YU56290 A YU 56290A YU 56290 A YU56290 A YU 56290A YU 56290 A YU56290 A YU 56290A
Authority
YU
Yugoslavia
Prior art keywords
circuit
register
effective
circuits
instruction
Prior art date
Application number
YU56290A
Other languages
English (en)
Inventor
R. Ledoux
R. Kelly
F. Phillips
Original Assignee
Bull Hn Information Systems Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Hn Information Systems Inc. filed Critical Bull Hn Information Systems Inc.
Publication of YU56290A publication Critical patent/YU56290A/sh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1491—Protection against unauthorised use of memory or access to memory by checking the subject access rights in a hierarchical protection system, e.g. privilege levels, memory rings
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

Logički mehanizam kružne redukcije ima za novost to, što za vreme izvršenja instrukcije od strane izvršne jedinice (2-6), instrukcija se smešta u registar instrukcija (2-600, 2-602), operand zajedno sa svojim brojem kruga smešta se u registar podastaka (2-630) i broj kruga dobijenog od jedinice upravljanja virtualnom memorijom (VMMU) smešta se u registar efektivnog kruga (2-632). Instrukcija adresira kontrolno smeštanje (2-604), a to izaziva smeštanje firmverske reči u registar kontrolnog smeštanja (2-606). Firmversko polje se dekodira da bi generisalo skup kontrolnih signala kruga. Brojevi kruga podataka i registara efektivnog kruga (2-607) se porede i generiše se efektivni broj kruga. Zavisno od stanja signala bezbednog procesa, kontrolnih signala kruga i relativne vrednosti broja kruga, efektivni broj kruga je binarno 00 ili najveći broj kruga.
YU56290A 1989-03-31 1990-03-22 Logički mehanizam kružne redukcije YU56290A (sh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/332,258 US5117491A (en) 1989-03-31 1989-03-31 Ring reduction logic using parallel determination of ring numbers in a plurality of functional units and forced ring numbers by instruction decoding

Publications (1)

Publication Number Publication Date
YU56290A true YU56290A (sh) 1994-04-05

Family

ID=23297438

Family Applications (1)

Application Number Title Priority Date Filing Date
YU56290A YU56290A (sh) 1989-03-31 1990-03-22 Logički mehanizam kružne redukcije

Country Status (10)

Country Link
US (1) US5117491A (sh)
EP (1) EP0389886B1 (sh)
JP (1) JP2535086B2 (sh)
KR (1) KR940005788B1 (sh)
CN (1) CN1021936C (sh)
AU (1) AU632542B2 (sh)
CA (1) CA2011394C (sh)
DE (1) DE69033099T2 (sh)
IL (1) IL93584A0 (sh)
YU (1) YU56290A (sh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07210395A (ja) * 1994-01-10 1995-08-11 Fujitsu Ltd ファームウェアメンテナンス方式
CN1094739C (zh) * 2000-04-13 2002-11-27 昆明卷烟厂 提高烟叶对糖基添加剂吸收方法
US9396015B2 (en) * 2014-10-27 2016-07-19 Ayla Networks, Inc. Flexible device templates for connected consumer devices

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2258112A5 (sh) * 1973-11-30 1975-08-08 Honeywell Bull Soc Ind
FR2253425A5 (sh) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
US3916385A (en) * 1973-12-12 1975-10-28 Honeywell Inf Systems Ring checking hardware
US4409655A (en) * 1980-04-25 1983-10-11 Data General Corporation Hierarchial memory ring protection system using comparisons of requested and previously accessed addresses
US4442484A (en) * 1980-10-14 1984-04-10 Intel Corporation Microprocessor memory management and protection mechanism
JPS6111866A (ja) * 1984-06-27 1986-01-20 Fujitsu Ltd リング保護方式
US4787031A (en) * 1985-01-04 1988-11-22 Digital Equipment Corporation Computer with virtual machine mode and multiple protection rings
US4703417A (en) * 1985-06-27 1987-10-27 Honeywell Information Systems Inc. Call instruction for ring crossing architecture
US4866599A (en) * 1985-06-27 1989-09-12 Bull Hn Information Systems Inc. Call instruction, return instruction and trap procedure for ring crossing architecture
US4858117A (en) * 1987-08-07 1989-08-15 Bull Hn Information Systems Inc. Apparatus and method for preventing computer access by unauthorized personnel
US4980819A (en) * 1988-12-19 1990-12-25 Bull Hn Information Systems Inc. Mechanism for automatically updating multiple unit register file memories in successive cycles for a pipelined processing system

Also Published As

Publication number Publication date
IL93584A0 (en) 1990-12-23
CN1021936C (zh) 1993-08-25
DE69033099T2 (de) 2000-01-05
CA2011394A1 (en) 1990-09-30
CN1045473A (zh) 1990-09-19
EP0389886A3 (en) 1991-12-11
AU632542B2 (en) 1993-01-07
KR900015005A (ko) 1990-10-25
JP2535086B2 (ja) 1996-09-18
JPH02287649A (ja) 1990-11-27
KR940005788B1 (ko) 1994-06-23
EP0389886A2 (en) 1990-10-03
US5117491A (en) 1992-05-26
EP0389886B1 (en) 1999-05-12
DE69033099D1 (de) 1999-06-17
AU5116190A (en) 1990-10-04
CA2011394C (en) 1994-06-28

Similar Documents

Publication Publication Date Title
US4332009A (en) Memory protection system
FR2375657A1 (fr) Dispositif de commande de traitement des instructions
GB1150236A (en) Improvements in Data Processing Systems.
YU56290A (sh) Logički mehanizam kružne redukcije
KR930003400B1 (ko) 마이크로 프로세서용 상태 레지스터 장치
GB1528231A (en) Information processing systems
JPS648580A (en) Memory device for electronic equipment
GB1379588A (en) Systems for testing electrical devices
US3324456A (en) Binary counter
GB1119002A (en) Data processors
GB1380750A (en) Control unit for a data processing system
JPS6443871A (en) Pcm signal recorder
ES358499A1 (es) Sistema de tratamiento de datos.
JPS5453509A (en) Magnetic disc apparatus
KR860009421A (ko) 논리기능을 가진 기억회로
JPS5739438A (en) Input controlling system
JPS57162095A (en) Printing controller
JPS5730198A (en) Information processing system
SU1552189A1 (ru) Устройство дл контрол программ
JPS57114946A (en) Microprogram controller
JPS5556262A (en) Operation hysteresis retention system
GB1330941A (en) Data processing system
JPS5226131A (en) Method of making out the operation control signal in microprograming c ontrol system computer
JPS5578344A (en) Microprogram control system
JPS57132229A (en) Direct memory access controller