WO2021170031A1 - 显示基板及其制作方法、显示装置 - Google Patents
显示基板及其制作方法、显示装置 Download PDFInfo
- Publication number
- WO2021170031A1 WO2021170031A1 PCT/CN2021/077846 CN2021077846W WO2021170031A1 WO 2021170031 A1 WO2021170031 A1 WO 2021170031A1 CN 2021077846 W CN2021077846 W CN 2021077846W WO 2021170031 A1 WO2021170031 A1 WO 2021170031A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- electrode
- auxiliary conductive
- terminal
- transistor
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 122
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 16
- 238000000034 method Methods 0.000 title claims abstract description 14
- 239000000463 material Substances 0.000 claims abstract description 13
- 239000003990 capacitor Substances 0.000 claims description 41
- 125000006850 spacer group Chemical group 0.000 claims description 33
- 238000002347 injection Methods 0.000 claims description 20
- 239000007924 injection Substances 0.000 claims description 20
- 230000005525 hole transport Effects 0.000 claims description 11
- 230000004044 response Effects 0.000 claims description 7
- 239000000243 solution Substances 0.000 claims description 7
- 230000000149 penetrating effect Effects 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 203
- 238000010586 diagram Methods 0.000 description 14
- 230000008054 signal transmission Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229920001774 Perfluoroether Polymers 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- HCHKCACWOHOZIP-UHFFFAOYSA-N Zinc Chemical compound [Zn] HCHKCACWOHOZIP-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000032683 aging Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 239000011135 tin Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
- H10K59/1315—Interconnections, e.g. wiring lines or terminals comprising structures specially adapted for lowering the resistance
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/10—OLEDs or polymer light-emitting diodes [PLED]
- H10K50/14—Carrier transporting layers
- H10K50/15—Hole transporting layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/10—OLEDs or polymer light-emitting diodes [PLED]
- H10K50/14—Carrier transporting layers
- H10K50/16—Electron transporting layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/10—OLEDs or polymer light-emitting diodes [PLED]
- H10K50/17—Carrier injection layers
- H10K50/171—Electron injection layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
Definitions
- This application relates to the field of display technology, in particular to a display substrate, a manufacturing method thereof, and a display device.
- each pixel is provided with a light-emitting unit, and the light-emitting unit includes an anode, a light-emitting layer on the anode, and a cathode on the light-emitting layer.
- the cathodes of each light-emitting unit are connected to each other to form an integral cathode layer.
- the driving signal terminal located at the periphery of the display area provides voltage for the cathode layer, and due to the large resistance of the cathode layer, a certain voltage drop will be generated, which will increase the driving power consumption, and because different light-emitting units have different distances from the driving signal terminal, therefore,
- the driving current provided to the light-emitting unit in each pixel is not completely the same, which in turn leads to uneven display brightness of the display device.
- the present disclosure provides a display substrate, a display substrate having a plurality of pixel regions spaced apart from each other, the display substrate comprising: a substrate; a light emitting unit located in each pixel region, the light emitting unit Comprising a first electrode, an organic light emitting layer and a second electrode arranged in a direction away from the substrate; an auxiliary conductive layer, the auxiliary conductive layer being located between the light emitting unit and the substrate in a vertical direction; A pixel circuit located in each pixel area, the pixel circuit including a driving transistor for supplying a driving current to the light emitting unit.
- the auxiliary conductive layer is located on the side of the pixel circuit away from the substrate, the second electrode has an extension part that extends beyond the pixel area, and the extension part passes through a via hole that does not overlap the pixel area.
- the auxiliary conductive layer is connected, the auxiliary conductive layer is insulated from the first electrode, and has a mesh or chain shape in plan view, and the material of the auxiliary conductive layer is connected to the first electrode and the first electrode of the driving transistor.
- the materials of the two poles are the same.
- the second electrode of each of the light-emitting units is connected as a whole to form a second electrode layer, and the part of the second electrode layer located outside the pixel area is connected to the auxiliary conductive layer through the via hole. Layer connection.
- the light emitting unit is a light emitting diode
- the second electrode is a cathode of the light emitting diode
- the display substrate further includes: an insulating spacer layer, which is located between the second electrode layer and the substrate, and is provided with the via hole penetrating the insulating spacer layer.
- the auxiliary conductive layer includes a plurality of auxiliary conductive blocks and a plurality of auxiliary conductive lines, and each auxiliary conductive block passes through a corresponding one of the via holes and a corresponding one of the second electrodes.
- Each auxiliary conductive block is electrically connected to at least one auxiliary conductive line, and the width of the auxiliary conductive block is greater than the width of the auxiliary conductive line.
- the orthographic projection of the via on the substrate is within the orthographic projection range of the auxiliary conductive block on the substrate.
- the width of the auxiliary conductive block is 2 to 5 times the width of the auxiliary conductive line.
- the auxiliary conductive wire has a mesh shape in a plan view, and the orthographic projection of the auxiliary conductive wire on the substrate overlaps the orthographic projection of the light-emitting unit on the substrate.
- the projection of the auxiliary conductive wire on the substrate passes through the center of the orthographic projection of at least one of the light-emitting units on the substrate.
- the plurality of auxiliary conductive wires include a plurality of first conductive wires and a plurality of second conductive wires, and the first conductive wires and the second conductive wires are perpendicularly intersected.
- a plurality of the auxiliary conductive wires form a mesh structure, and the mesh structure has a plurality of rows of grids, and two adjacent rows of grids are alternately arranged.
- a plurality of the auxiliary conductive wires form a plurality of chain structures, and the plurality of chain structures are spaced apart from each other in a first direction, and each of the chain structures includes sequential connections along a second direction. Of multiple polygonal boxes.
- the pixel circuit further includes a capacitor, a reset sub-circuit, a data writing sub-circuit, a compensation sub-circuit, and a light emission control sub-circuit.
- the reset sub-circuit is configured to transmit the voltage signal of the reference voltage terminal to the first terminal of the capacitor and transmit the voltage signal of the initialization voltage terminal to the second terminal of the capacitor in response to the control of the reset terminal during the reset phase.
- the gate of the driving transistor is connected to the second terminal of the capacitor, and the first electrode of the driving transistor is connected to the first power terminal.
- the data writing sub-circuit is configured to transmit the voltage signal of the data signal terminal to the first terminal of the capacitor in response to the control of the scan terminal during the data writing stage.
- the compensation sub-circuit is configured to, in response to the control of the scan terminal, turn on the gate and the second pole of the driving transistor during the data writing stage to connect the voltage of the first power terminal to the driving
- the threshold voltage of the transistor is written into the capacitor.
- the light emission control sub-circuit is configured to respond to the control of the light emission control signal terminal during the light emission phase, transmit the voltage signal of the reference signal terminal to the first terminal of the capacitor, and connect the second terminal of the driving transistor to the second terminal of the capacitor.
- the first electrode of the light-emitting unit is turned on.
- the reset sub-circuit includes: a first reset transistor and a second reset transistor.
- the gate of the first reset transistor is connected to the reset terminal, the first pole is connected to the reference voltage terminal, and the second pole is connected to the first terminal of the capacitor; the gate of the second reset transistor is connected to the reset Terminal, the first pole is connected to the initialization voltage terminal, and the second pole is connected to the second terminal of the capacitor.
- the data writing sub-circuit includes: a writing transistor, a gate of the writing transistor is connected to the scan terminal, a first electrode is connected to the data signal terminal, and a second electrode is connected to the first terminal of the capacitor;
- the compensation sub-circuit includes: a first compensation transistor, the gate of the first compensation transistor is connected to the scan terminal, the first pole of the first compensation transistor is connected to the gate of the driving transistor, and the first compensation transistor The second electrode of the transistor is connected to the second electrode of the driving transistor;
- the light emission control sub-circuit includes: a first light emission control transistor and a second light emission control transistor, wherein the gate of the first light emission control transistor is connected to the Light emission control terminal, the first electrode is connected to the reference voltage terminal, the second electrode is connected to the first terminal of the capacitor; the gate of the second light emission control transistor is connected to the light emission control terminal, and the second light emission control transistor The first electrode of is connected to the second electrode of the driving transistor, and the second electrode of the second light-emitting control transistor is connected to
- the reset sub-circuit further includes: a third reset transistor, the gate of the third reset transistor is connected to the scan terminal, the first electrode is connected to the first electrode of the light-emitting unit, and the second electrode is Connected to the initial voltage terminal;
- the threshold compensation sub-circuit further includes: a second compensation transistor, the gate of the second compensation transistor is connected to the light emission control terminal, and the first pole and the second pole of the second compensation transistor are connected to the first compensation transistor. The second pole of the transistor.
- the present disclosure also provides a display device including the above-mentioned display substrate.
- the present disclosure also provides a method for manufacturing a display substrate.
- the display substrate has a plurality of pixel regions with spacers between adjacent pixel regions.
- the manufacturing method includes: A pixel circuit in a pixel area, the pixel circuit includes a drive transistor; an auxiliary conductive layer is formed on the substrate on which the pixel circuit is formed, and the material of the auxiliary conductive layer is compatible with the first electrode and the second electrode of the drive transistor The material of the auxiliary conductive layer is the same; an insulating spacer layer is formed on the auxiliary conductive layer, the insulating spacer layer has the via hole penetrating the insulating layer to expose the auxiliary conductive layer; forming an insulating spacer located in each pixel area A light-emitting unit, the light-emitting unit comprising a first electrode, an organic light-emitting layer, and a second electrode arranged in a direction away from the substrate, the second electrode of each light-emitting unit is connected as a whole to form a second
- the method before forming the organic light-emitting layer, the method further includes: forming a layer to be peeled off on the portion of the auxiliary conductive layer exposed by the via hole; and sequentially forming a hole injection layer and a hole transport layer.
- the method further includes: sequentially forming an electron transport layer and an electron injection layer; removing the layer to be stripped so that the hole injection layer on the layer to be stripped, The hole transport layer, electron transport layer, and electron injection layer are simultaneously removed.
- the step of removing the layer to be peeled off includes: placing the substrate on a surface for dissolving the layer to be peeled off Peeling solution to remove the layer to be peeled.
- Fig. 1 is a schematic diagram of a light-emitting path where a light-emitting unit is located in the related art.
- Fig. 2 is a schematic diagram of the arrangement of signal transmission lines in the related art.
- FIG. 3 is a partial top view of a display substrate provided in some embodiments of the present disclosure.
- Fig. 4 is a cross-sectional view taken along line CC' in Fig. 3.
- Fig. 5a is a structural block diagram of a pixel circuit provided in some embodiments of the present disclosure.
- FIG. 5b is a schematic diagram of a specific structure of a pixel circuit provided in some embodiments of the present disclosure.
- FIG. 5c is a timing diagram of a pixel circuit provided in some embodiments of the disclosure.
- FIG. 6 is a partial top view of a display substrate provided in some other embodiments of the present disclosure.
- Fig. 7 is a cross-sectional view taken along the line DD' in Fig. 6;
- FIG. 8 is a partial top view of a display substrate provided in some other embodiments of the present disclosure.
- FIG. 9 is an overall schematic diagram of the auxiliary conductive layer and the signal transmission line in some embodiments of the disclosure.
- 10 to 18 are schematic diagrams of the manufacturing process of the display substrate provided by some embodiments of the present disclosure.
- FIG. 1 is a schematic diagram of a light-emitting path where the light-emitting unit is located in the related art.
- the source of the first transistor T1' Connected to the first power supply terminal VDD
- the second electrode of the first transistor T1' is connected to the source of the driving transistor Td
- the drain of the driving transistor Td is connected to the source of the second transistor T2'
- the drain of the second transistor T2 is connected
- the anode of the light-emitting unit 1 and the cathode of the light-emitting unit 1 are connected to the second power supply terminal VSS.
- the current of the light-emitting unit 1 is controlled by the driving transistor Td.
- the driving transistor Td works in the saturation region.
- Current Ids K(Vgs-Vth) 2 .
- the voltage of the first power supply terminal VDD is transmitted to each pixel circuit through a signal line. Since the signal line has a certain resistance, a voltage drop will be generated during the voltage transmission process, which is called IR Drop.
- the length of the signal line from each pixel area to the first voltage terminal VDD is different, resulting in different IR Drop corresponding to the pixel circuit of each pixel area, resulting in different source voltages Vs of the driving transistor Td in different pixel areas, resulting in The driving currents in different pixel circuits are different, resulting in uneven light emission; in addition, due to reasons such as process and device aging, the threshold voltage Vth of the driving transistor Td will be different, which in turn will also cause uneven light emission.
- the cathode of each light-emitting unit 1 is connected as an entire cathode layer, and the cathode layer is connected to the second voltage terminal VSS through the signal line 2 in the peripheral area, as shown in FIG. 2.
- the cathode layer is usually made of Mg/Ag with a large sheet resistance, which causes a large voltage drop (Drop) on the voltage on the cathode layer, thereby increasing driving power consumption.
- FIG. 3 is a partial top view of the display substrate provided in some embodiments of the present disclosure
- FIG. 4 is a cross-sectional view along the line CC' in FIG. 3
- FIG. 5a is some embodiments of the present disclosure.
- Fig. 5b is a schematic structural diagram of a pixel circuit provided in some embodiments of the present disclosure
- Fig. 5c is a timing diagram of a pixel circuit provided in some embodiments of the present disclosure
- Fig. 6 is a block diagram of the pixel circuit provided in FIG. 7 is a cross-sectional view taken along line DD′ in FIG. 6
- FIG. 8 is a partial top view of a display substrate provided in other embodiments of the disclosure. As shown in FIGS.
- the display substrate has a display area AA, and the display area includes a plurality of pixel areas P spaced apart from each other, that is, adjacent pixel areas P have spaces between them.
- the display substrate includes a substrate 10, an auxiliary conductive layer 40, a light-emitting unit 20 located in each pixel area, and a driving structure layer 50.
- the drive structure layer 50 includes a pixel circuit located in each pixel area P.
- the auxiliary conductive layer 40 is located on the side of the pixel circuit away from the substrate 10.
- the light emitting unit 20 includes a first electrode 21, an organic light emitting layer 23, and a second electrode 22 that are sequentially arranged in a direction away from the substrate 10.
- the second electrode 22 has an extension portion that extends beyond the pixel region P, and the extension portion is connected to the auxiliary conductive layer 40 through a via hole that does not overlap the pixel region P (for example, via hole V1 in FIG. 4), and the auxiliary conductive layer 40 is insulated and spaced from the first electrode 21, and in a plan view (for example, see FIG. 3, FIG. 6 and FIG. 8) in a mesh or chain shape.
- the material of the auxiliary conductive layer 40 and the first and second electrodes of the driving transistor The materials are the same.
- the second electrode 22 of each light-emitting unit 20 is connected as a whole to form a second electrode layer 22a, and the part of the second electrode layer 22a outside the pixel area P is connected to the auxiliary conductive layer 40 through a via hole.
- the light emitting unit 20 is a light emitting diode
- the first electrode 21 is an anode
- the second electrode 22 is a cathode.
- the light emitting unit 20 may further include: a hole transport layer, a hole injection layer, an electron transport layer, and an electron injection layer. The hole transport layer is located between the first electrode 21 and the organic light emitting layer 23.
- the injection layer is located between the first electrode 21 and the hole transport layer; the electron transport layer is located between the second electrode and the organic light emitting layer 23, and the electron injection layer is located between the second electrode and the electron transport layer.
- the hole injection layer of each light-emitting unit 20 can be connected as a whole layer, the hole transport layer of each light-emitting unit 20 can also be connected as a whole layer, and the electron injection layer of each light-emitting unit 20 can be connected as a whole layer.
- the electron transport layer of each light-emitting unit 20 can also be connected as a whole film layer.
- the organic light emitting layer 23 of each light emitting unit 20 is independent of each other.
- the display substrate may further include an insulating spacer layer 30.
- the insulating spacer layer 30 is located between the second electrode layer 22a and the substrate 10, the insulating spacer layer 30 is provided with a via hole V1 at a position corresponding to the spacer region, and the auxiliary conductive layer 40 is located between the insulating spacer layer 30 and the substrate 10.
- the second electrode layer 22 a is connected to the auxiliary conductive layer 40 through the via hole V1, and the auxiliary conductive layer 40 is insulated from the first electrode 21.
- the arrangement of the insulating spacer layer 30 can prevent the formation process of the auxiliary conductive layer 40 from adversely affecting the second electrode layer 22a or the light emitting layer 23, and the via hole V1 connecting the auxiliary conductive layer 40 and the second electrode layer 22a is located in the interval Therefore, even if the second electrode layer 22a of the spacer is affected by the manufacturing process of the auxiliary conductive layer 40, it will not affect the display effect of the display substrate.
- the pixel circuit may include: a driving transistor T3, a capacitor C, a reset sub-circuit 81, a data writing sub-circuit 82, a compensation sub-circuit 83, and a light emission control sub-circuit 84.
- the reset sub-circuit 81 is connected to the reset terminal RESET, the initialization voltage terminal VINIT, the reference voltage terminal VREF, and the two ends of the capacitor C.
- the reset sub-circuit 81 is configured to respond to the control of the reset terminal RESET during the reset phase to turn the reference voltage terminal
- the voltage signal of VREF is transmitted to the first terminal of the capacitor C (that is, the N1 node), and the voltage signal of the initialization voltage terminal VINIT is transmitted to the second terminal of the capacitor C (that is, the N2 node).
- the gate of the driving transistor T3 is connected to the second terminal of the capacitor C, and the first terminal of the driving transistor T3 is connected to the first power terminal VDD.
- the material of the auxiliary conductive layer 40 is the same as the material of the first electrode and the second electrode of the driving transistor T3.
- the auxiliary conductive layer 40 and the first electrode and the second electrode of the driving transistor T3 are made of a metal material.
- the metal material can be any metal or more of indium, gallium, zinc, tin, molybdenum, or tungsten. A metal or a single layer or stack of its alloy.
- the data writing sub-circuit 82 is connected to the scanning terminal Gate, the data signal terminal Data, and the first terminal of the capacitor C.
- the data writing sub-circuit 82 is configured to respond to the control of the scanning terminal Gate during the data writing stage, and the data signal terminal The voltage signal of Data is transmitted to the first end of the capacitor C.
- the compensation sub-circuit 83 is connected to the scan terminal Gate, the gate and the second pole of the driving transistor T3.
- the compensation sub-circuit 83 is configured to respond to the control of the scan terminal Gate during the data writing phase, and connect the gate of the driving transistor T3 to the second pole.
- the pole is turned on to write the voltage of the first power supply terminal VDD and the threshold voltage of the driving transistor T3 into the capacitor C.
- the emission control sub-circuit 84 is connected to the emission control terminal EM, the reference voltage terminal VREF, the second electrode of the driving transistor T3 and the first electrode of the light-emitting unit 20, and the emission control sub-circuit 84 is configured to respond to the emission control signal terminal EM during the emission phase. According to the control, the voltage signal of the reference voltage terminal VREF is transmitted to the first terminal of the capacitor C, and the driving transistor T3 is connected to the first electrode of the light-emitting unit 20.
- the display substrate in the embodiment of the present disclosure is particularly suitable for small-sized display products, such as mobile phones, tablet computers, and the like.
- the working process of the pixel circuit includes a reset phase, a data writing phase, and a light-emitting phase.
- the reset sub-circuit 81 transmits the reference voltage signal of the reference voltage terminal VREF to the first terminal of the capacitor C (ie, node N1), and changes the initial voltage of the initial voltage terminal VINIT The signal is transmitted to the second end of the capacitor C (ie, the N2 node). Therefore, in the reset phase, the voltage of the N1 node is Vref, the voltage of the N2 node is Vinit, Vref is the voltage of the reference voltage terminal VREF, and Vinit is the voltage of the initial voltage terminal VINIT.
- the data writing sub-circuit 82 transmits the voltage signal Vdata of the data signal terminal Data to the N1 node; the compensation sub-circuit 83 conducts the gate and the second pole of the driving transistor T3 At this time, the driving transistor T3 is equivalent to a diode structure, and the voltage of the N2 node reaches Vdd+Vth, so that the voltage Vdd of the first power supply terminal VDD and the threshold voltage Vth of the driving transistor T3 are written into the capacitor C.
- the light-emitting control sub-circuit 84 transmits the voltage of the reference voltage terminal Vref to the N1 node. From the data writing stage to the light-emitting stage, the voltage change of the N1 node is Vref-Vdata. Due to the voltage stabilization of the capacitor C, the voltage of the N2 node will change from Vdd+Vth in the previous stage to Vdd+Vth+Vref-Vdata.
- the gate voltage Vg of the driving transistor T3 is maintained at Vdd+Vth+Vref-Vdata
- the source voltage Vs is the voltage Vdd of the first power supply terminal VDD
- the driving transistor T3 is in a saturated state. According to the saturation current characteristics, the driving current Ioled flowing through the driving transistor T3 satisfies:
- K is a parameter related to the structural characteristics of the driving transistor T3, which can be regarded as a constant. It can be seen from the formula that the driving current provided to the light-emitting unit 20 has nothing to do with the threshold voltage and the voltage of the first power terminal, thereby preventing the threshold drift of the driving transistor T3 and the IR Drop of the first power terminal VDD from affecting the driving current. Therefore, there is no need to fabricate other structures to improve the IR Drop of the first power supply terminal VDD.
- the auxiliary conductive layer 40 is connected to the second electrode layer 22a in the spacer region, which is equivalent to the auxiliary conductive layer 40 being connected in parallel with the second electrode layer 22a, the overall conductivity formed by the second electrode layer 22a and the auxiliary conductive layer 40 can be reduced.
- the sheet resistance of the structure reduces the voltage drop of the second power terminal VSS on the second electrode layer 22a, thereby reducing the driving power consumption of the display substrate.
- FIG. 5b is a schematic structural diagram of a pixel circuit provided in some embodiments of the disclosure.
- the reset sub-circuit 81 includes a first reset transistor T7 and a second reset transistor T1.
- the gate of the first reset transistor T7 is connected to the reset terminal Reset, the first electrode of the first reset transistor T7 is connected to the reference voltage terminal VREF, and the second electrode of the first reset transistor T7 is connected to the N1 node.
- the gate of the second reset transistor T1 is connected to the reset terminal Reset, the first electrode of the second reset transistor T1 is connected to the initialization voltage terminal VINIT, and the second electrode is connected to the second terminal of the capacitor C.
- the reset sub-circuit 81 may also be configured to transmit the voltage signal of the initialization voltage terminal VINIT to the first electrode of the light-emitting unit 20 in response to the control of the scan terminal Gate during the data writing phase.
- the reset sub-circuit 81 further includes a third reset transistor T8, the gate of which is connected to the scan terminal Gate, the first electrode is connected to the first electrode of the light-emitting unit 20, and the second electrode is connected to the initialization voltage terminal VINIT.
- the data writing sub-circuit 82 includes a writing transistor T4, the gate of the writing transistor T4 is connected to the scanning terminal, the first electrode of the writing transistor T4 is connected to the data signal terminal Date, and the second electrode of the writing transistor T4 is connected to the N2 node.
- the compensation sub-circuit 83 includes a first compensation transistor T2, the gate of the first compensation transistor T2 is connected to the scan terminal Gate, the first pole of the first compensation transistor T2 is connected to the gate of the driving transistor T3, and the second compensation transistor T2 is connected to the gate of the driving transistor T3.
- the pole is connected to the second pole of the driving transistor T3.
- the light emission control sub-circuit 84 may further include: a second compensation transistor T9, the gate of which is connected to the light emission control terminal EM, the first electrode and the second electrode are both connected to the first compensation transistor T2 of the first compensation transistor T2 The second pole.
- the light emission control sub-circuit 84 includes: a first light emission control transistor T5 and a second light emission control transistor T6, wherein the gate of the first light emission control transistor T5 is connected to the light emission control terminal EM, and the first pole of the first light emission control transistor T5 is connected to the reference
- the voltage terminal VREF and the second electrode of the first light-emitting control transistor T5 are connected to the N2 node.
- the gate of the second light emission control transistor T6 is connected to the light emission control terminal EM, the first electrode of the second light emission control transistor T6 is connected to the second electrode of the driving transistor T3, and the second electrode of the second light emission control transistor T6 is connected to the first electrode of the light emitting unit 20.
- FIG. 5c is a timing diagram of the pixel circuit provided in some embodiments of the present disclosure.
- the following structure FIG. 5b and FIG. 5c introduce the working process of the pixel circuit. Among them, the description will be made by taking each transistor as a P-type transistor as an example.
- the reset terminal RESET provides a low-level signal
- the scan terminal Gate and the light-emitting control terminal EM both provide a high-level signal.
- the first reset transistor T7 and the second reset transistor T1 are turned on, so that the N1 node The voltage reaches the voltage Vref of the reference voltage terminal VREF, and the voltage of the N2 node reaches the voltage Vinit of the initialization voltage terminal VINIT.
- the scan terminal Gate provides a low-level signal
- the reset terminal RESET and the light-emitting control terminal EM both provide a high-level signal.
- the data writing transistor T4 is turned on, and the voltage signal of the data signal terminal Data is transmitted to At the N1 node, the voltage at the N1 node reaches Vdata; at the same time, the first compensation transistor T2 turns on the gate and the second electrode of the driving transistor T3, and the voltage at the N2 node reaches Vdd+Vth.
- the second reset transistor T8 is also in an on state, thereby resetting the voltage of the first electrode of the light-emitting unit 20.
- the light-emitting control terminal EM provides a low-level signal
- both the reset terminal RESET and the scan terminal Gate provide a high-level signal.
- the first light-emitting control transistor T5 is turned on to transmit the voltage signal of the reference voltage terminal VREF to N1 node, the voltage of N1 node changes from Vdate to Vref in the previous stage.
- the voltage of the N2 node will change from Vdd+Vth in the previous stage to Vdd+Vth+Vref-Vdata.
- the second light-emitting control transistor T6 is turned on, and the driving current of the driving transistor T3 is transmitted to the light-emitting unit 20.
- the driving current Ioled satisfies:
- the first compensation transistor T2 is turned off, the second compensation transistor T9 is turned on, and the second compensation transistor T9 is equivalent to a MOS capacitor, so that when the first compensation transistor T2 is turned off, the output of the first compensation transistor T2 can be absorbed. Channel charge, thereby improving the compensation capability.
- the auxiliary conductive layer 40 includes a plurality of auxiliary conductive blocks 42 and a plurality of auxiliary conductive lines 41, and each auxiliary conductive block 42 passes through the insulating spacer layer 30.
- a corresponding one of the via holes V1 is electrically connected to a corresponding second electrode 22
- each auxiliary conductive block 42 is electrically connected to at least one auxiliary conductive line 41, and the width of the auxiliary conductive block 42 is greater than the width of the auxiliary conductive line 41.
- the orthographic projection of the auxiliary conductive block 42 on the substrate 10 is rectangular or approximately rectangular, the width of the auxiliary conductive block 42 is 2 to 5 times the width of the auxiliary conductive line 41, and the width of the auxiliary conductive line 41 is set to be smaller. , Can prevent the auxiliary conductive line 41 from affecting the vias on other film layers.
- the width of the auxiliary conductive line 41 is between 3 and 14 ⁇ m.
- the driving structure layer 50 further includes a first planarization layer (not shown) disposed on the layer where the pixel circuit is located.
- the layer where the auxiliary conductive layer 40 is located is on the first planarization layer.
- the insulating spacer layer 30 includes a second planarization layer 31 provided on the first planarization layer and a pixel defining layer 32 provided on the second planarization layer 31.
- the first electrode 21 is connected to the pixel circuit through a via hole penetrating the second planarization layer 31 and the first planarization layer.
- the pixel defining layer 32 has pixel openings corresponding to the pixel regions P one-to-one, the organic light-emitting layer 23 is located in the pixel openings, and the second electrode layer 22 a covers the pixel defining layer 32.
- spacers may be provided in the spacer area. The spacers are located on the pixel defining layer 32 to support the display substrate and the cover plate, and provide friction to prevent the display substrate. Misalignment with the cover.
- a via V2 may be formed on the second planarization layer 31.
- the via V2 is formed on the substrate 10
- the orthographic projection lies within the orthographic projection range of the auxiliary conductive block 42 on the substrate 10, wherein the boundary of the orthographic projection of the via hole V2 on the substrate 10 and the boundary of the orthographic projection of the auxiliary conductive block 42 on the substrate 10 are different. There is a distance d2 between them, and d2 is between 2 ⁇ m and 5 ⁇ m.
- the via hole may be located in the range of the via hole V2 and serve as a via hole V1 connecting the auxiliary conductive layer 40 and the second electrode layer 22a.
- the orthographic projection of the via hole V1 on the substrate 10 is within the orthographic projection range of the auxiliary conductive block 42 on the substrate 10.
- there is a distance d1 between the boundary of the orthographic projection of the via hole V1 on the substrate 10 and the boundary of the orthographic projection of the auxiliary conductive block 42 on the substrate 10 is about 2 ⁇ m larger than d2, specifically, d1 Between 4 ⁇ m and 7 ⁇ m.
- the orthographic projection of the auxiliary conductive wire 42 on the substrate 10 and the orthographic projection of the light-emitting unit 20 on the substrate 10 may overlap (as shown in FIG. 3), or there may be no overlap (such as Shown in Figure 6 and Figure 8).
- Figures 3, 6 and 8 take the GGRB arrangement of the pixel area as an example, showing three arrangements of auxiliary conductive lines.
- the pixel area P includes red pixels Area (as shown in Figure 3, Figure 6 and Figure 8 marked R in the pixel area), green pixel area (as shown in Figure 3, Figure 6 and Figure 8 marked G in the pixel area) and blue pixel area ( Figure 3, Figure 8) 6 and 8 in the pixel area labeled B).
- the multiple pixel areas P of the display substrate are divided into multiple pixel groups, and the multiple pixel groups are arranged in multiple rows. Each pixel group includes two green pixel areas, a red pixel area and a blue pixel area, a red pixel area and a blue pixel area.
- the area of the color pixel area is larger than that of the green pixel area.
- two green pixel areas are arranged along the column direction, and the red pixel area and the blue pixel area are respectively located on both sides of the green pixel area along the row direction.
- the pixel groups of two adjacent rows are arranged alternately, that is, each pixel area P corresponds to the interval area between the pixel areas P in the pixel groups of adjacent rows.
- the auxiliary conductive wires 41 are in a mesh shape in a plan view, and the plurality of auxiliary conductive wires 41 are included in the plurality of first conductive wires 411 and the plurality of second conductive wires 412, and the first conductive wires 411 It crosses perpendicularly with the second conductive line 412.
- the auxiliary conductive block 42 is located at the intersection of the first conductive line 411 and the second conductive line 412, and the width of the auxiliary conductive line 41 is between 5 and 14 ⁇ m.
- the orthographic projection of the auxiliary conductive wire 41 on the substrate 10 and the orthographic projection of the light-emitting unit 20 on the substrate 10 overlap. As shown in FIG.
- each pixel area P overlaps with a second conductive line 412, and each row of pixel groups is provided with a first conductive line 411, thereby increasing the number of auxiliary conductive lines 41.
- the resistance after the parallel connection of the second electrode layer 22a and the auxiliary conductive layer 40 can be reduced by at least 40%.
- the projection of the auxiliary conductive wire 41 on the substrate 10 and the orthographic projection of the light-emitting unit 20 on the substrate 10 overlap, the projection of the auxiliary conductive wire 41 passes through the corresponding light-emitting unit 20. The center is projected to prevent color separation when the light-emitting unit 20 emits light.
- a plurality of auxiliary conductive wires 41 form a mesh structure, and the mesh structure has a plurality of rows of grids, and two adjacent rows of grids are staggered.
- each grid has an approximate hexagonal shape, which can surround one or two pixel regions P.
- the width of the spacer region between two adjacent pixel regions P is between 15 and 30 ⁇ m, for example, between 16 and 26 ⁇ m; the width of the auxiliary conductive line is between 3 and 10 ⁇ m.
- a plurality of auxiliary conductive wires 41 form a plurality of chain-like structures, and the plurality of chain-like structures are arranged at intervals along the first direction (that is, the row direction, the left-right direction in FIG. 8), and each Each chain structure includes a plurality of polygonal frames sequentially connected along a second direction (ie, a column direction, as the left-right direction in FIG. 8), for example, the polygonal frame is a hexagon.
- the width of the interval between two adjacent pixel regions P is between 15 and 30 ⁇ m, for example, between 16 and 26 ⁇ m; the width of the auxiliary conductive line is between 3 and 10 ⁇ m.
- the resistance after the parallel connection of the second electrode layer 22 a and the auxiliary conductive layer 40 can be reduced by at least about 30%.
- the above-mentioned Figures 3, 6 and 8 only take the GGRB arrangement of the pixel area as an example, and show three arrangements of the auxiliary conductive lines 41.
- the pixel area P can also be arranged. Other arrangements are adopted.
- the pixel area P is arranged in multiple rows and multiple columns, each row includes multiple pixel groups, and each pixel group includes a red pixel area, a green pixel area, and a blue pixel area arranged in sequence, in the same column The color of the pixel area in the same.
- the auxiliary conductive lines may be arranged in a cross arrangement as shown in FIG. 3, and the auxiliary conductive lines 41 may or may not overlap with the pixel area P.
- FIG. 9 is an overall schematic diagram of the auxiliary conductive layer and the signal transmission line in the embodiment of the disclosure.
- FIG. 9 uses the arrangement of the auxiliary conductive line 41 as shown in FIG. 1.
- the signal transmission line 1 is connected to the second power supply terminal VSS.
- the auxiliary conductive line 41 may be connected to the signal transmission line 1.
- the embodiment of the present disclosure further provides a method for manufacturing the above-mentioned display substrate.
- the display substrate has a display area, the display area includes a plurality of pixel areas, and there are spacers between adjacent pixel areas.
- the manufacturing method of the display substrate includes: forming a pixel circuit in each pixel area on the substrate.
- the pixel circuit includes the above-mentioned driving transistor, capacitor, reset sub-circuit, data writing sub-circuit, compensation sub-circuit, and light-emitting circuit.
- the control sub-circuit, and the pixel circuit may specifically adopt the structure shown in FIG. 5b; an auxiliary conductive layer is formed on the substrate on which the pixel circuit is formed.
- the insulating spacer layer includes a pixel defining layer and a second planarization layer; forming a light-emitting unit located in each pixel area, and the light-emitting unit includes a first electrode, an organic light-emitting layer, and a second electrode arranged in a direction away from the substrate, The second electrode of each light-emitting unit is connected as a whole to form a second electrode layer, and the second electrode layer is connected to the auxiliary conductive layer through a via hole.
- the light-emitting unit does not necessarily have to be formed after all the insulating spacer layers are fabricated.
- the insulating spacer layer may include a second planarization layer and a pixel defining layer
- the first electrode of the light emitting unit may be formed after the second planarization layer
- the organic light emitting layer and the second electrode may be formed after the pixel defining layer.
- the manufacturing method of the display substrate provided by the embodiment of the present disclosure will be introduced below in conjunction with FIG. 10 to FIG. 18.
- the manufacturing method includes steps S1 to S11.
- a driving structure layer 50 is formed on the substrate 10, as shown in FIG. 10.
- the driving structure layer 50 includes a buffer layer, a pixel circuit, a first planarization layer and other structures.
- the auxiliary conductive layer 40 may include auxiliary conductive blocks and auxiliary conductive wires, and the auxiliary conductive blocks and auxiliary conductive wires may be arranged according to any one of FIGS. 3, 6 and 8.
- a second planarization layer 31 is formed, and a via hole V2 is formed on the second planarization layer 31 at a position corresponding to the auxiliary conductive block 42, as shown in FIG. 11.
- a pixel defining layer 32 is formed, and a via hole V1 is formed on the pixel defining layer 32 at a position corresponding to the auxiliary conductive layer 40; after that, spacers 60 may be formed, as shown in FIG. 12.
- a layer 70 to be peeled is formed on the portion of the auxiliary conductive layer 40 exposed by the via hole V1. As shown in FIG. 13, there is a gap between the layer to be peeled 70 and the sidewall of the via hole V1.
- a hole injection layer 24 and a hole transport layer 25 are sequentially formed. Both the hole injection layer 24 and the hole transport layer 25 cover the upper surface of the layer 70 to be peeled off, as shown in FIG. 14.
- An electron transport layer 26 and an electron injection layer 27 are sequentially formed. Both the electron transport layer 26 and the electron injection layer 27 cover the layer 70 to be peeled off, as shown in FIG. 16.
- the layer 70 to be peeled is removed, so that the hole injection layer 24, the hole transport layer 25, the electron transport layer, and the electron injection layer 27 on the layer 70 to be peeled are removed at the same time, as shown in FIG.
- step S10 may specifically include: placing the substrate 10 in a peeling solution for dissolving the layer to be peeled, so as to remove the layer 70 to be peeled.
- the stripping solution should be a solution that has no effect on each film layer of the light-emitting unit 20, for example, a fluoroether solvent.
- the second electrode layer 22a is connected to the auxiliary conductive layer 40 through the via hole of the insulating spacer layer 30.
- the embodiment of the present disclosure also provides a display device, including the above-mentioned display substrate.
- the display device can be any small-sized product or component with a display function, such as electronic paper, mobile phone, and tablet computer.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Geometry (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (20)
- 一种显示基板,具有彼此间隔开的多个像素区,所述显示基板包括:衬底;位于每个像素区中的发光单元,所述发光单元包括沿远离所述衬底的方向设置的第一电极、有机发光层和第二电极;辅助导电层,所述辅助导电层在竖直方向上位于所述发光单元与所述衬底之间;位于每个像素区中的像素电路,所述像素电路包括用于向所述发光单元提供驱动电流的驱动晶体管,其中,所述辅助导电层位于所述像素电路背离所述衬底的一侧,所述第二电极具有延伸至像素区之外的延伸部分,所述延伸部分通过不与像素区交叠的过孔与所述辅助导电层连接,所述辅助导电层与所述第一电极绝缘间隔,并且在平面图中呈网状或链状,所述辅助导电层的材料与所述驱动晶体管的第一极和第二极的材料均相同。
- 根据权利要求1所述的显示基板,其中,各个所述发光单元的第二电极连接为一体,构成第二电极层,并且所述第二电极层的位于像素区之外的部分通过所述过孔与所述辅助导电层连接。
- 根据权利要求2所述的显示基板,其中,所述发光单元是发光二极管,并且所述第二电极是所述发光二极管的阴极。
- 根据权利要求2所述的显示基板,还包括:绝缘间隔层,其位于所述第二电极层与所述衬底之间,并且设有穿透所述绝缘间隔层的所述过孔。
- 根据权利要求1所述的显示基板,其中,所述辅助导电层包括多个辅助导电块和多条辅助导电线,每个所述辅助导电块通过所述过孔中的对应一个与所述第二电极中的对应一个电连接,每个辅助导电块与至少一条辅助导电线电连接,所述辅助导电块的宽度大于所述辅助导电线的宽度。
- 根据权利要求5所述的显示基板,其中,所述过孔在所述衬底上的正投影位于所述辅助导电块在所述衬底上的正投影范围内。
- 根据权利要求6所述的显示基板,其中,所述过孔在所述衬底上的正投影的边界与所述辅助导电块在所述衬底上的正投影的边界之间具有间距,该间距在4μm~7μm之间。
- 根据权利要求5所述的显示基板,其中,所述辅助导电块的宽度为所述辅助导电线的宽度的2~5倍。
- 根据权利要求5所述的显示基板,其中,所述辅助导电线在平面图上呈网状,并且所述辅助导电线在所述衬底上的正投影与所述发光单元在所述衬底上的正投影交叠。
- 根据权利要求9所述的显示基板,其中,所述辅助导电线在所述衬底上的投影穿过发光单元中的至少一个在所述衬底上的正投影的中心。
- 根据权利要求9或10所述的显示基板,其中,多条所述辅助导电线包括多条第一导电线和多条第二导电线,所述第一导电线和所述第二导电线的垂直交叉。
- 根据权利要求11所述的显示基板,其中,所述辅助导电线在所述衬底上的正投影与所述发光单元在所述衬底上的正投影无交叠。
- 根据权利要求12所述的显示基板,其中,多条所述辅助导电线形成网状结构,所述网状结构具有多行网格,相邻两行网格交错。
- 根据权利要求12所述的显示基板,其中,多条所述辅助导电线形成多个链状结构,多个所述链状结构在第一方向上彼此间隔开,每个所述链状结构包括沿第二方向依次连接的多个多边形框。
- 根据权利要求1所述的显示基板,其中,所述像素电路还包括电容、复位子电路、数据写入子电路、补偿子电路和发光控制子电路,所述复位子电路被配置为,在复位阶段响应于复位端的控制,将参考电压端的电压信号传输至电容的第一端,并将初始化电压端的电压信号传输至电容的第二端;所述驱动晶体管的栅极连接所述电容的第二端,所述驱动晶体管的第一极连接第一电源端;所述数据写入子电路被配置为,在数据写入阶段响应于扫描端的控制,将数据信号端的电压信号传输至所述电容的第一端;所述补偿子电路被配置为,在数据写入阶段响应于所述扫描端的控制,将所述驱动晶体管的栅极与第二极导通,以将所述第一电源端的电压和所述驱动晶体管的阈值电压写入所述电容中;所述发光控制子电路被配置为,在发光阶段响应于发光控制信号端的控制,将所述参考信号端的电压信号传输至所述电容的第一端,并将所述驱动晶体管的第二极与所述发光单元的第一电极导通。
- 根据权利要求1所述的显示基板,其中,所述复位子电路包括:第一 复位晶体管和第二复位晶体管,其中,所述第一复位晶体管的栅极连接所述复位端,第一极连接所述参考电压端,第二极连接所述电容的第一端;所述第二复位晶体管的栅极连接所述复位端,第一极连接所述初始化电压端,第二极连接所述电容的第二端;所述数据写入子电路包括:写入晶体管,所述写入晶体管的栅极连接所述扫描端,第一极连接所述数据信号端,第二极连接所述电容的第一端;所述补偿子电路包括:第一补偿晶体管,所述第一补偿晶体管的栅极连接所述扫描端,所述第一补偿晶体管的第一极连接所述驱动晶体管的栅极,所述第一补偿晶体管的第二极连接所述驱动晶体管的第二极;所述发光控制子电路包括:第一发光控制晶体管和第二发光控制晶体管,其中,所述第一发光控制晶体管的栅极连接所述发光控制端,第一极连接所述参考电压端,第二极连接所述电容的第一端;所述第二发光控制晶体管的栅极连接所述发光控制端,所述第二发光控制晶体管的第一极连接所述驱动晶体管的第二极,所述第二发光控制晶体管的第二极连接所述发光单元的第一电极。
- 一种显示装置,包括权利要求1至16中任意一项所述的显示基板。
- 一种显示基板的制作方法,所述显示基板为权利要求1至16中任意一项所述的显示基板,所述制作方法包括:在衬底上形成位于每个像素区中的像素电路,所述像素电路包括驱动晶体管;在形成有像素电路的衬底上形成辅助导电层,所述辅助导电层的材料与所述驱动晶体管的第一极和第二极的材料相同;在所述辅助导电层上形成绝缘间隔层,所述绝缘间隔层具有穿透所述绝缘层以暴露出所述辅助导电层的所述过孔;形成位于每个像素区中的发光单元,所述发光单元包括沿远离所述衬底的方向设置的第一电极、有机发光层和第二电极,各所述发光单元的第二电极连接为一体,形成第二电极层;并且,所述第二电极层通过所述过孔与所述辅助导电层连接。
- 根据权利要求18所述的制作方法,其中,形成所述有机发光层之前还包括:在所述辅助导电层被所述过孔露出的部分上形成待剥离层;依次形成空穴注入层和空穴传输层;形成所述有机发光层之后、且形成所述第二电极之前还包括:依次形成电子传输层和电子注入层;除去所述待剥离层,以使所述待剥离层上的空穴注入层、空穴传输层、电子传输层和电子注入层被同时除去。
- 根据权利要求19所述的制作方法,其中,所述待剥离层与所述过孔的侧壁之间存在间隔;除去所述待剥离层的步骤包括:将所述衬底放置在用于溶解所述待剥离层的剥离溶液中,以除去所述待剥离层。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/599,007 US12089446B2 (en) | 2020-02-28 | 2021-02-25 | Display substrate, manufacturing method thereof and display device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010127027.2 | 2020-02-28 | ||
CN202010127027.2A CN113327546B (zh) | 2020-02-28 | 2020-02-28 | 显示基板及其制作方法、显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021170031A1 true WO2021170031A1 (zh) | 2021-09-02 |
Family
ID=77412523
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/077846 WO2021170031A1 (zh) | 2020-02-28 | 2021-02-25 | 显示基板及其制作方法、显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US12089446B2 (zh) |
CN (1) | CN113327546B (zh) |
WO (1) | WO2021170031A1 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113823671B (zh) * | 2021-11-09 | 2023-10-31 | 昆山国显光电有限公司 | 显示面板和显示装置 |
WO2023230908A1 (zh) * | 2022-05-31 | 2023-12-07 | 京东方科技集团股份有限公司 | 显示基板以及显示装置 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020158835A1 (en) * | 2001-04-20 | 2002-10-31 | Michiya Kobayashi | Display device and method of manufacturing the same |
CN101882601A (zh) * | 2009-05-06 | 2010-11-10 | 乐金显示有限公司 | 有机电致发光显示器及其制造方法 |
US20140131677A1 (en) * | 2012-11-13 | 2014-05-15 | Samsung Display Co., Ltd. | Organic light emitting display device and method of manufacturing the same |
US9299950B2 (en) * | 2013-06-18 | 2016-03-29 | Samsung Display Co., Ltd. | Organic light emitting display apparatus |
CN110071225A (zh) * | 2019-04-08 | 2019-07-30 | 深圳市华星光电半导体显示技术有限公司 | 显示面板及制作方法 |
CN110391348A (zh) * | 2019-07-23 | 2019-10-29 | 武汉华星光电半导体显示技术有限公司 | 一种显示面板和显示装置 |
CN110808340A (zh) * | 2019-11-14 | 2020-02-18 | 京东方科技集团股份有限公司 | 显示基板及其制造方法、显示装置 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3705116B2 (ja) * | 1993-07-21 | 2005-10-12 | セイコーエプソン株式会社 | 電源供給装置 |
US5528043A (en) * | 1995-04-21 | 1996-06-18 | Thermotrex Corporation | X-ray image sensor |
JPH08320670A (ja) * | 1995-05-25 | 1996-12-03 | Sharp Corp | マトリクス型画像表示装置用駆動回路 |
JP2002244617A (ja) * | 2001-02-15 | 2002-08-30 | Sanyo Electric Co Ltd | 有機el画素回路 |
EP1265291A1 (fr) * | 2001-06-08 | 2002-12-11 | EM Microelectronic-Marin SA | Capteur d'image CMOS et procédé permettant d'opérer un capteur d'image CMOS avec une dynamique accrue |
GB2386484A (en) * | 2002-03-14 | 2003-09-17 | Sharp Kk | Level shifting and active matrix driver |
KR100885495B1 (ko) * | 2007-07-03 | 2009-02-24 | 삼성전자주식회사 | 고전력 어드레스 드라이버 및 이를 채택하는 디스플레이장치 |
TWI450007B (zh) * | 2011-09-15 | 2014-08-21 | Au Optronics Corp | 畫素結構 |
KR20130106619A (ko) * | 2012-03-20 | 2013-09-30 | 삼성전자주식회사 | 이미지 센서 및 그 제조 방법 |
KR102020805B1 (ko) * | 2012-12-28 | 2019-09-11 | 엘지디스플레이 주식회사 | 투명 유기 발광 표시 장치 및 투명 유기 발광 표시 장치 제조 방법 |
CN203397671U (zh) * | 2013-06-21 | 2014-01-15 | 南开大学 | 一种由互补传输门和mos电容器构成的像素单元电路 |
CN103762251B (zh) * | 2014-01-22 | 2016-03-30 | 中山大学 | 一种双栅极光电薄膜晶体管、像素电路及像素阵列 |
CN105206220B (zh) * | 2014-06-13 | 2018-03-27 | 京东方科技集团股份有限公司 | 像素驱动电路、驱动方法、阵列基板及显示装置 |
CN104700764B (zh) * | 2014-12-03 | 2017-05-10 | 北京大学深圳研究生院 | 多路分配器、源极驱动电路和显示器 |
KR20180047584A (ko) * | 2016-10-31 | 2018-05-10 | 엘지디스플레이 주식회사 | 보조 전극을 포함하는 디스플레이 장치 |
WO2018090620A1 (zh) * | 2016-11-18 | 2018-05-24 | 京东方科技集团股份有限公司 | 像素电路、显示面板、显示设备及驱动方法 |
CN206194348U (zh) * | 2016-11-18 | 2017-05-24 | 京东方科技集团股份有限公司 | 像素电路、显示面板和显示设备 |
KR102439307B1 (ko) * | 2018-01-29 | 2022-09-02 | 삼성디스플레이 주식회사 | 유기발광표시장치 및 그 제조방법 |
CN108899334B (zh) * | 2018-07-20 | 2021-03-26 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、显示装置 |
US11309355B2 (en) * | 2019-04-26 | 2022-04-19 | Innolux Corporation | Display device |
CN110010058B (zh) * | 2019-05-20 | 2021-01-29 | 京东方科技集团股份有限公司 | 阵列基板及显示面板 |
-
2020
- 2020-02-28 CN CN202010127027.2A patent/CN113327546B/zh active Active
-
2021
- 2021-02-25 WO PCT/CN2021/077846 patent/WO2021170031A1/zh active Application Filing
- 2021-02-25 US US17/599,007 patent/US12089446B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020158835A1 (en) * | 2001-04-20 | 2002-10-31 | Michiya Kobayashi | Display device and method of manufacturing the same |
CN101882601A (zh) * | 2009-05-06 | 2010-11-10 | 乐金显示有限公司 | 有机电致发光显示器及其制造方法 |
US20140131677A1 (en) * | 2012-11-13 | 2014-05-15 | Samsung Display Co., Ltd. | Organic light emitting display device and method of manufacturing the same |
US9299950B2 (en) * | 2013-06-18 | 2016-03-29 | Samsung Display Co., Ltd. | Organic light emitting display apparatus |
CN110071225A (zh) * | 2019-04-08 | 2019-07-30 | 深圳市华星光电半导体显示技术有限公司 | 显示面板及制作方法 |
CN110391348A (zh) * | 2019-07-23 | 2019-10-29 | 武汉华星光电半导体显示技术有限公司 | 一种显示面板和显示装置 |
CN110808340A (zh) * | 2019-11-14 | 2020-02-18 | 京东方科技集团股份有限公司 | 显示基板及其制造方法、显示装置 |
Also Published As
Publication number | Publication date |
---|---|
US20220181419A1 (en) | 2022-06-09 |
US12089446B2 (en) | 2024-09-10 |
CN113327546B (zh) | 2022-12-06 |
CN113327546A (zh) | 2021-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11744112B2 (en) | Display substrate including a shielding pattern electrically coupled with the power signal line in the sub-pixel and method for manufacturing the same, and display device having the same | |
US20240237446A1 (en) | Display substrate and display device | |
US9847051B2 (en) | Organic light-emitting diode display with minimized subpixel crosstalk | |
WO2021227760A1 (zh) | 一种显示面板及其制作方法、显示装置 | |
US9472605B2 (en) | Organic light-emitting diode display with enhanced aperture ratio | |
WO2021017840A1 (zh) | 像素电路及其驱动方法、显示基板和显示面板 | |
US11335734B2 (en) | Organic light emitting diode display device | |
US9490446B2 (en) | Organic light-emitting diode display with split anodes | |
US20210335989A1 (en) | Display substrate, method of forming display substrate, and display device | |
WO2021189323A1 (zh) | 显示面板及其制作方法、显示装置 | |
US10128317B2 (en) | Method for eliminating electrical cross-talk in OLED microdisplays | |
WO2021170031A1 (zh) | 显示基板及其制作方法、显示装置 | |
US10411076B2 (en) | EL display device | |
US20220310753A1 (en) | Display panel and display device | |
US20190221161A1 (en) | Power configuration structure and method for top-emitting amoled panel | |
CN114974120B (zh) | 半导体基板及其驱动方法、半导体显示装置 | |
WO2020248837A1 (zh) | 阵列基板、显示面板和显示装置 | |
JP2015072761A (ja) | Oled表示装置 | |
US20240206226A1 (en) | Display substrate and display panel | |
WO2022110015A1 (zh) | 显示基板、显示面板、显示装置 | |
US20240155893A1 (en) | Display substrate, display panel, and display apparatus | |
US20240249677A1 (en) | Display substrate and display device | |
WO2024130707A1 (zh) | 显示基板及其驱动方法 | |
WO2022052229A1 (zh) | 像素电路、显示基板和显示装置 | |
WO2024130708A1 (zh) | 显示基板和显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21759638 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21759638 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21759638 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 31.03.2023) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21759638 Country of ref document: EP Kind code of ref document: A1 |