WO2021093346A1 - Procédé de synchronisation de puce et appareil associé - Google Patents

Procédé de synchronisation de puce et appareil associé Download PDF

Info

Publication number
WO2021093346A1
WO2021093346A1 PCT/CN2020/100392 CN2020100392W WO2021093346A1 WO 2021093346 A1 WO2021093346 A1 WO 2021093346A1 CN 2020100392 W CN2020100392 W CN 2020100392W WO 2021093346 A1 WO2021093346 A1 WO 2021093346A1
Authority
WO
WIPO (PCT)
Prior art keywords
chip
mode
synchronization signal
edge
working mode
Prior art date
Application number
PCT/CN2020/100392
Other languages
English (en)
Chinese (zh)
Inventor
聂瑞杰
雷张伟
王文昌
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Publication of WO2021093346A1 publication Critical patent/WO2021093346A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter

Definitions

  • This application relates to the field of computer technology, and in particular to a method for synchronizing chips and related devices.
  • multiple chips are required to perform synchronous work.
  • multiple cascaded chips are often required to achieve laser detection and Ranging.
  • the embodiment of the application provides a chip synchronization method and related device.
  • the master chip adds a rising edge or a falling edge to the synchronization signal sent to the slave chip to trigger the slave chip to enter the working mode, and the master chip waits for a certain period of time. Then enter the working mode to ensure that the master chip and the slave chip can enter the working mode at the same time.
  • only one chip pin is needed to send a synchronization signal, and multiple chips can enter the same working mode synchronously. Reduce the complexity of chip design and layout.
  • the first aspect of the embodiments of the present application provides a method for synchronizing chips.
  • the method includes: in a scenario where multiple chips need to work synchronously, the first chip may continuously send a synchronization signal to the second chip through the connection line between the chip pins.
  • the first chip may be a master chip
  • the second chip may be a slave chip
  • the synchronization signal is a rectangular wave signal
  • the first chip may be in the synchronization signal
  • a rising edge or a falling edge is added to the synchronizing signal so that the second chip can enter the preset operating mode according to the rising or falling edge in the synchronization signal, and the first chip enters the preset operating mode after waiting for the first offset time, In order to realize that the first chip and the second chip enter the same working mode synchronously.
  • the master chip adds a rising edge or a falling edge to the synchronization signal sent to the slave chip to trigger the slave chip to enter the working mode, and the master chip waits for a certain period of time before entering the working mode, ensuring that the master chip and the The slave chip can enter the working mode at the same time point, and in this solution, only one chip pin is needed to send the synchronization signal, so that multiple chips can enter the same working mode synchronously, which reduces the complexity of chip design and layout. degree.
  • the first chip adds a rising edge or a falling edge to the synchronization signal, and after waiting for the first offset time, the first chip enters the preset operation
  • the mode includes: the first chip adds a rising edge to the synchronization signal, and after waiting for the first offset time, the first chip enters the first working mode; the first chip adds a falling edge to the synchronization signal, and is waiting for the first
  • the first chip enters the second working mode, where the preset working mode includes the first working mode and the second working mode; that is, the rising edge has a corresponding relationship with the first working mode, and the falling edge is The second working mode has a corresponding relationship.
  • the first chip can determine the working mode entered according to the type of the added signal edge or realize the switching of the working mode by changing the added signal edge.
  • the master chip adds a rising edge or a falling edge to the synchronization signal sent to the slave chip to trigger the slave chip to enter different working modes or realize the switching of the working mode, and the synchronization between multiple chips is realized through a single synchronization signal. Switching the working mode reduces the complexity of chip design and layout.
  • the first chip when the number of times that the first chip adds rising edges to the synchronization signal reaches a preset value, the first chip stops entering The first working mode, that is, after the first chip enters the first working mode for a preset number of times, the first chip no longer enters the first working mode; or, the number of times that the first chip adds a falling edge to the synchronization signal reaches.
  • the first chip stops entering the second working mode that is, after the number of times the first chip enters the second working mode reaches the preset value, the first chip no longer enters the second working mode.
  • the chip after the number of times the chip enters a certain working mode reaches a preset value, the chip no longer enters the working mode, thereby saving the resource cost of the chip and improving the flexibility of the solution.
  • the first chip adds the rising signal to the synchronization signal. Edge or falling edge, and after waiting for the first offset time, the first chip enters the preset working mode, including: the first chip adds the first signal edge to the synchronization signal, and after waiting for the first offset time, the The first chip enters the laser detection and ranging mode; the first chip adds the second signal edge to the synchronization signal, and after waiting for the first offset time, the first chip switches from the laser detection and ranging mode to the calibration mode ,
  • the preset working mode includes laser detection and ranging mode and calibration and calibration mode; wherein, the first signal edge may be a rising edge and the second signal edge may be a falling edge, or the first signal edge may be a falling edge and the first signal edge may be a falling edge.
  • the second signal is a rising edge.
  • the master chip determines the working mode entered according to the type of the signal edge added to the synchronization signal, which can realize that the master chip and the slave chip enter the laser detection and ranging mode at the same time, and switch from the laser detection and ranging mode.
  • the flexibility of the scheme is improved.
  • the first chip adds a rising edge or a falling edge to the synchronization signal, and after waiting for the first offset time, the first chip enters the preset operation
  • the mode includes: if the first signal edge added by the first chip to the synchronization signal is a rising edge, then after the first chip adds the rising edge to the synchronization signal, the first chip waits for the first offset time, Enter the calibration calibration mode, and when the first chip adds a falling edge to the synchronization signal, the first chip will switch from the calibration calibration mode to the laser detection and ranging mode after waiting for the second offset time; if the first chip is in synchronization The first signal edge added to the signal is the falling edge, then after the first chip adds the falling edge to the synchronization signal, the first chip enters the calibration mode after waiting for the first offset time, and when the first chip After adding the falling edge to the synchronization signal, the first chip switches from the calibration calibration mode to the laser detection and
  • the first chip determines the corresponding relationship between the signal edge and the working mode according to the type of the first signal edge added to the synchronization signal; the first signal edge added to the synchronization signal is the rising edge In this case, it is determined that there is a corresponding relationship between the rising edge and the calibration mode, and the falling edge has a corresponding relationship with the laser detection and ranging mode; when the first signal edge added to the synchronization signal is a falling edge Next, it is determined that there is a corresponding relationship between the falling edge and the calibration mode, and the rising edge has a corresponding relationship with the laser detection and ranging mode.
  • the master chip determines the corresponding relationship between the signal edge and the working mode according to the type of the first signal edge added to the synchronization signal, which can ensure that under different circumstances, the master chip and the first one that enters the slave chip
  • the working mode is a preset working mode, which improves the flexibility of the scheme.
  • the second aspect of the embodiments of the present application provides a chip synchronization method, which includes: in a scenario where multiple chips need to work synchronously, the second chip can continuously receive the synchronization signal sent by the first chip.
  • the first chip can It is the master chip
  • the second chip can be a slave chip
  • the synchronization signal is a rectangular wave signal
  • the second chip waits for the second offset time , The second chip enters the preset working mode, so that the first chip and the second chip enter the same working mode synchronously.
  • the slave chip enters the working mode according to the rising edge or the falling edge of the synchronization signal sent by the master chip, and the slave chip enters the working mode after waiting for a certain period of time, ensuring that the master chip and the slave chip can Enter the working mode at the same time point, and in this solution, only one chip pin is needed to send a synchronization signal, so that multiple chips can enter the same working mode synchronously, which reduces the complexity of chip design and layout.
  • the second chip when a rising or falling edge occurs in the synchronization signal received by the second chip, the second chip waits for the second offset time, and then the second chip waits for the second offset time.
  • the second chip enters the preset working mode, including: when a rising edge appears in the synchronization signal received by the second chip, the second chip enters the first working mode after waiting for the second offset time; when the second chip receives After the falling edge appears in the synchronization signal, the second chip enters the second operating mode after waiting for the second offset time.
  • the preset operating mode includes the first operating mode and the second operating mode; that is, the rising edge and the second operating mode
  • the first operating mode has a corresponding relationship
  • the falling edge has a corresponding relationship with the second operating mode.
  • the second chip can determine the entered operating mode or switch the operating mode according to the type of the signal edge in the synchronization signal.
  • the slave chip can determine the working mode it enters or realize the switching of the working mode according to the type of the signal edge in the synchronization signal.
  • a single synchronization signal realizes the synchronous switching of the working mode among multiple chips, which reduces the chip design and layout. The complexity of the time.
  • the second chip when the number of occurrences of rising edges in the synchronization signal received by the second chip reaches a preset value, the second chip Stop entering the first working mode, that is, after the second chip enters the first working mode for a preset number of times, the second chip no longer enters the first working mode; or, the falling edge of the synchronization signal received by the second chip
  • the second chip stops entering the second working mode, that is, after the number of times the second chip enters the second working mode reaches the preset value, the second chip no longer enters the second working mode.
  • the chip after the number of times the chip enters a certain working mode reaches a preset value, the chip no longer enters the working mode, thereby saving the resource cost of the chip and improving the flexibility of the solution.
  • the second chip when a rising or falling edge occurs in the synchronization signal received by the second chip, the second chip waits for the second offset time, and then the second chip waits for the second offset time.
  • the second chip enters the preset working mode, which specifically includes: when the first signal edge appears in the synchronization signal received by the second chip, the second chip enters the laser detection and ranging mode after waiting for the second offset time; and After the second signal edge appears in the synchronization signal received by the second chip, the second chip switches from the laser detection and ranging mode to the calibration mode after waiting for the second offset time.
  • the preset working mode includes Laser detection and ranging mode and calibration mode; wherein, the first signal edge is a rising edge and the second signal edge is a falling edge, or the first signal edge is a falling edge and the second signal edge is a rising edge.
  • the master chip determines the working mode entered according to the type of the signal edge added to the synchronization signal, which can realize that the master chip and the slave chip enter the laser detection and ranging mode at the same time, and switch from the laser detection and ranging mode.
  • the flexibility of the scheme is improved.
  • the second chip after a rising edge or a falling edge appears in the synchronization signal received by the second chip, the second chip waits for the second offset time, the first The second chip enters the preset working mode, including: if the first signal edge appearing in the synchronization signal received by the second chip is a rising edge, then after the rising edge appears in the synchronization signal received by the second chip, the second chip After waiting for the second offset time, enter the calibration calibration mode, and after a falling edge appears in the synchronization signal received by the second chip, the second chip switches from the calibration calibration mode to the laser detection after waiting for the second offset time And ranging mode; if the first signal edge that appears in the synchronization signal received by the second chip is a falling edge, then after the falling edge appears in the synchronization signal received by the second chip, the second chip is waiting for the second offset After the shift time, enter the calibration calibration mode, and when a rising edge appears in the synchronization signal received by the second chip, the second
  • the preset working mode includes calibration mode and laser detection and ranging mode. That is to say, the second chip determines the corresponding relationship between the signal edge and the working mode according to the type of the first signal edge in the received synchronization signal; in the case where the first signal edge in the synchronization signal is a rising edge Under the condition that the rising edge and the calibration mode have a corresponding relationship, and the falling edge has a corresponding relationship with the laser detection and ranging mode; when the first signal edge in the synchronization signal is a falling edge, then It is determined that the falling edge has a corresponding relationship with the calibration mode, and the rising edge has a corresponding relationship with the laser detection and ranging mode.
  • the slave chip determines the corresponding relationship between the signal edge and the working mode according to the type of the first signal edge in the received synchronization signal, which can ensure that the master chip and the slave chip enter the first signal edge under different conditions.
  • a working mode is a preset working mode, which improves the flexibility of the scheme.
  • the third aspect of the embodiments of the present application provides a chip, including: a sending unit, configured to continuously send a synchronization signal to the second chip, the synchronization signal is a rectangular wave signal; and a processing unit, configured to add a rising edge or a falling edge to the synchronization signal And after waiting for the first offset time, it enters the preset working mode.
  • the processing unit is further configured to add a rising edge to the synchronization signal, and enter the first working mode after waiting for the first offset time; processing The unit is also used to add a falling edge to the synchronization signal, and after waiting for the first offset time, enter the second working mode, wherein the preset working mode includes the first working mode and the second working mode.
  • the processing unit is further configured to stop entering the first aspect when the number of rising edges added to the synchronization signal reaches a preset value.
  • a working mode; or, the processing unit is further configured to stop entering the second working mode when the number of times of adding falling edges to the synchronization signal reaches a preset value.
  • the processing unit is further configured to add the first signal edge to the synchronization signal, and after waiting for the first offset time, enter the laser detection and ranging Mode; the processing unit is also used to add a second signal edge to the synchronization signal, and after waiting for the first offset time, switch from the laser detection and ranging mode to the calibration calibration mode, the preset working mode includes laser detection and ranging Mode and calibration mode; wherein, the first signal edge is a rising edge and the second signal edge is a falling edge, or the first signal edge is a falling edge and the second signal edge is a rising edge.
  • the processing unit if the first signal edge added by the processing unit to the synchronization signal is a rising edge, the processing unit enters calibration after waiting for the first offset time Calibration mode, and when the processing unit adds a falling edge to the synchronization signal, the processing unit switches from the calibration calibration mode to the laser detection and ranging mode after waiting for the first offset time; if the processing unit adds the first offset in the synchronization signal One signal edge is a falling edge. After the processing unit waits for the first offset time, it enters the calibration calibration mode, and when the processing unit adds the falling edge to the synchronization signal, the processing unit waits for the first offset time and then starts the calibration.
  • the calibration mode is switched to laser detection and ranging mode; among them, the preset working mode includes calibration calibration mode and laser detection and ranging mode.
  • a fourth aspect of the embodiments of the present application provides a chip, including: a receiving unit, configured to continuously receive a synchronization signal sent by a first chip, the synchronization signal is a rectangular wave signal; a processing unit, used when the synchronization signal received by the receiving unit After the rising edge or the falling edge occurs, after waiting for the second offset time, the preset working mode is entered.
  • the processing unit is further configured to enter the first after waiting for the second offset time.
  • the processing unit is further configured to enter the second working mode after waiting for the second offset time, wherein the preset working mode includes the first working mode and the second working mode .
  • the processing unit when the number of occurrences of rising edges in the synchronization signal received by the receiving unit reaches a preset value, the processing unit also uses Stop entering the first working mode;
  • the processing unit stops entering the second working mode.
  • the processing unit after the first signal edge appears in the synchronization signal received by the receiving unit, the processing unit enters the laser detection and detection after waiting for the second offset time. Ranging mode; when the second signal edge appears in the synchronization signal received by the receiving unit, the processing unit switches from laser detection and ranging mode to calibration mode after waiting for the second offset time.
  • the preset working mode includes laser Detection and ranging mode and calibration calibration mode; wherein the first signal edge is a rising edge and the second signal edge is a falling edge, or the first signal edge is a falling edge and the second signal edge is a rising edge.
  • the processing unit waits for the second offset time, Enter the calibration calibration mode, and when there is a falling edge in the synchronization signal received by the receiving unit, the processing unit will switch from the calibration calibration mode to the laser detection and ranging mode after waiting for the second offset time; if the receiving unit receives the signal The first signal edge that appears in the synchronization signal is the falling edge. After the processing unit waits for the second offset time, it enters the calibration calibration mode, and when the rising edge appears in the synchronization signal received by the receiving unit, the processing unit is waiting for the first signal edge. 2. After the offset time, switch from the calibration calibration mode to the laser detection and ranging mode; among them, the preset working mode includes the calibration calibration mode and the laser detection and ranging mode.
  • the fifth aspect of the embodiments of the present application provides a chip including a processor and a memory, and the processor is coupled with the memory, and is configured to read and execute instructions stored in the memory to implement the steps in the first aspect.
  • the sixth aspect of the embodiments of the present application provides a chip including a processor and a memory, and the processor is coupled with the memory, and is configured to read and execute instructions stored in the memory to implement the steps in the second aspect.
  • a seventh aspect of the embodiments of the present application provides a chip system, which is characterized in that it includes the chip in the third aspect and the chip in the fourth aspect.
  • the embodiment of the application provides a chip synchronization method and related device.
  • the master chip adds a rising edge or a falling edge to the synchronization signal sent to the slave chip to trigger the slave chip to enter the working mode, and the master chip waits for a certain period of time. Then enter the working mode to ensure that the master chip and the slave chip can enter the working mode at the same time.
  • only one chip pin is needed to send a synchronization signal, and multiple chips can enter the same working mode synchronously. Reduce the complexity of chip design and layout.
  • FIG. 1 is a schematic diagram of an application scenario of a chip synchronization method provided by an embodiment of the application
  • FIG. 2 is a schematic flowchart of a chip synchronization method provided by an embodiment of the application
  • FIG. 3 is a schematic diagram of a timing sequence of a synchronization signal provided by an embodiment of the application.
  • FIG. 4 is a schematic diagram of a working mode switching provided by an embodiment of the application.
  • FIG. 5 is another schematic diagram of a work mode switching provided by an embodiment of the application.
  • FIG. 6 is another schematic diagram of a working mode switching provided by an embodiment of the application.
  • FIG. 7 is another schematic diagram of a work mode switching provided by an embodiment of the application.
  • FIG. 8 is a schematic diagram of a circuit structure of a second chip provided by an embodiment of the application.
  • FIG. 9 is a schematic structural diagram of a first chip provided by an embodiment of the application.
  • FIG. 10 is a schematic structural diagram of a second chip provided by an embodiment of the application.
  • the naming or numbering of steps appearing in this application does not mean that the steps in the method flow must be executed in the time/logical sequence indicated by the naming or numbering.
  • the named or numbered process steps can be implemented according to the The technical purpose changes the execution order, as long as the same or similar technical effects can be achieved.
  • the division of modules presented in this application is a logical division. In actual applications, there may be other divisions. For example, multiple modules can be combined or integrated in another system, or some features can be ignored
  • the displayed or discussed mutual coupling or direct coupling or communication connection may be through some interfaces, and the indirect coupling or communication connection between the modules may be electrical or other similar forms. There are no restrictions in the application.
  • modules or sub-modules described as separate components may or may not be physically separated, may or may not be physical modules, or may be distributed to multiple circuit modules, and some or all of them may be selected according to actual needs. Module to achieve the purpose of this application program.
  • multiple chips are usually required to perform synchronous work to ensure processing performance; for example, in a laser detection and ranging (light detection and ranging, LIDAR) signal processing system, multiple chips are often required to work simultaneously To achieve laser detection and ranging.
  • LIDAR light detection and ranging
  • the embodiment of the present application provides a simpler synchronization method.
  • triggering the corresponding operating mode according to different trigger signals in the synchronization signal only one chip pin is needed to send the synchronization signal, and multiple synchronization signals can be realized.
  • Each chip enters a certain working mode synchronously to achieve the purpose of multiple chips working synchronously, which simplifies the design and implementation of a multi-chip cascade system.
  • FIG. 1 is a schematic diagram of an application scenario of the chip synchronization method provided by an embodiment of the application.
  • the application scenario may specifically include a master chip and one or more slave chips (the master chip, slave chip 1 and slave chip 2 in Fig. 1), where the master chip and one or more slave chips Chip connection.
  • the master chip When working synchronously, the master chip generates a synchronization signal and continuously sends the synchronization signal to one or more slave chips connected to it.
  • the master chip adds a rising or falling edge to the synchronization signal and waits for the first offset time. , Enter the preset working mode; the slave chip continues to receive the synchronization signal, after a rising or falling edge appears in the received synchronization signal, wait for the second offset time to enter the working mode, so as to achieve synchronization between the master and slave chips.
  • FIG. 2 is a schematic flowchart of a chip synchronization method provided by an embodiment of the application; as shown in FIG. 2, a chip synchronization method provided by an embodiment of the application includes:
  • the first chip continuously sends a synchronization signal to the second chip, and the synchronization signal is a rectangular wave signal;
  • the first chip may specifically be the master chip in the multi-chip system
  • the second chip may specifically be the slave chip in the multi-chip system, wherein the pins of the first chip and the pins of the second chip are connected through Wire connection to realize the connection between the first chip and the second chip.
  • the first chip After the first chip generates the synchronization signal, the first chip can continuously send the synchronization signal to the second chip through the connection line between the pins.
  • the first chip adds a rising edge or a falling edge to the synchronization signal, and after waiting for the first offset time, the first chip enters a preset operating mode;
  • the first chip when the first chip and the second chip need to work synchronously, the first chip can add a rising edge or a falling edge to the synchronization signal continuously sent to the second chip to trigger the second chip to enter synchronously with it.
  • Preset working mode Considering that there is a transmission delay between the first chip and the second chip, that is, there is a certain delay from the first chip to the second chip sending the synchronization signal to the second chip receiving the second chip, the first chip can be After adding the rising edge or the falling edge to the synchronization signal, wait for the first offset time, and then enter the preset working mode to ensure that the first chip and the second chip can enter the preset working mode synchronously.
  • the time required for the first chip to send the synchronization signal to the second chip is the inherent delay between the first chip and the second chip, and the inherent delay is specifically determined by the inherent characteristics of the chip device and the connection line itself. Therefore, in practical applications, the inherent delay can be obtained by calibrating between chips.
  • the second chip continuously receives the synchronization signal sent by the first chip, and the synchronization signal is a rectangular wave signal;
  • the second chip After a rising edge or a falling edge occurs in the synchronization signal received by the second chip, the second chip enters a preset operating mode after waiting for the second offset time.
  • the second chip can continue to detect the synchronization signal. After the second chip detects the rising or falling edge in the synchronization signal, the second chip can wait for the first After the second offset time, it enters the preset working mode, so that it can enter the preset working mode at the same time as the first chip.
  • the first offset time and the second offset time are two different times, and the first offset time is the sum of the second offset time and the inherent delay, that is, In other words, the waiting time of the first chip is the sum of the waiting time of the second chip and the inherent delay. In this way, it can be ensured that after waiting for the first offset time, the first chip can enter the preset working mode synchronously with the second chip waiting for the second offset time.
  • the first offset time can be set to 10
  • the second offset time can be set to 8.
  • the first chip may start timing after adding a rising edge or a falling edge to the synchronization signal, and enter the preset working mode when the timer counts 10 (that is, after waiting for the first offset time);
  • the second chip can start timing after detecting the rising or falling edge of the synchronization signal, and enter the preset working mode when the timer counts to 8 (that is, after waiting for the second offset time).
  • the time point when the timer in the first chip counts to 10 is exactly the same time point when the timer in the second chip counts to 8. This ensures that the first chip and the second chip can be at the same time. Enter the preset working mode at a time point, that is, the synchronization between the first chip and the second chip is realized.
  • the first offset time and the second offset time are not fixed. In actual applications, they can be determined or adjusted according to the inherent delay between chips.
  • the first chip when the first chip sends a synchronization signal to multiple second chips to achieve synchronization of multiple chips, it may also be based on the relationship between the first chip and each different second chip.
  • the inherent delay determines the first offset time that the first chip waits and the second offset time that each second chip waits. For example, assuming that the first chip sends synchronization signals to two second chips at the same time, the inherent delay between the first chip and the first second chip is 2, and the inherent delay between the first chip and the second second chip is 2.
  • the delay is 5, then you can set the first offset time corresponding to the first chip to 10, the second offset time corresponding to the first second chip to 8, and the second offset time corresponding to the second second chip to The offset time is 5.
  • the timer in the first chip counts to 10
  • the timer in the second second chip counts to 5
  • the point is exactly the same point in time, ensuring that both the first chip and the two second chips can enter the preset working mode at the same point in time, that is, the synchronization between the first chip and the second chip is realized.
  • the first offset time and the second offset time may be specifically quantified by the number of counts of a timer inside the chip, and the first offset time and the second offset time may also be one.
  • the specific time value for example, N nanoseconds, where N is a positive number.
  • the quantization of the first offset time and the second offset time can be determined according to the configuration of the first chip and the second chip itself The method is not specifically limited here.
  • the first offset time may specifically be the inherent delay between the first chip and the second chip, and the second offset time is 0; that is, the first chip
  • the waiting time is the inherent delay between the first chip and the second chip, and the second chip can directly enter the preset working mode after detecting a rising edge or a falling edge in the synchronization signal without waiting. In this way, it can also be ensured that the first chip can enter the preset working mode synchronously with the second chip after waiting for the first offset time.
  • the first offset time is the inherent delay between the first chip and the second chip and the second offset time is 0, which is specifically applicable to a chip system with only one first chip and one second chip , Or a chip system with the same inherent delay between the first chip and all second chips.
  • the preset working mode may include a first working mode and a second working mode.
  • the first chip may add a rising edge to the synchronization signal and wait for the first offset time before entering the first working mode; the second chip may include a rising edge in the received synchronization signal and wait for the second After the offset time, enter the first working mode.
  • the first chip may specifically add a falling edge to the synchronization signal and wait for the first offset time before entering the second working mode; the second chip may have a falling edge in the received synchronization signal and wait After the second offset time, enter the second working mode.
  • the first chip and the second chip can determine the working mode they enter according to whether the signal edge in the synchronization signal is a rising edge or a falling edge.
  • the first chip can add a falling edge to the synchronization signal, and after waiting for the first offset time, switch from the first working mode to the second working mode; similarly, After the first chip has entered the second working mode, the first chip may add a rising edge to the synchronization signal, and after waiting for the first offset time, switch from the second working mode to the first working mode.
  • the second chip after the second chip has entered the first working mode, the second chip can have a falling edge in the synchronization signal, and after waiting for the second offset time, switch from the first working mode to The second working mode; after the second chip has entered the second working mode, the first chip can have a rising edge in the synchronization signal, and after waiting for the second offset time, switch from the second working mode to the first working mode.
  • the first chip and the second chip decide to enter the first working mode according to the rising edge in the synchronization signal, and decide to enter the second working mode according to the falling edge in the synchronization signal.
  • the first chip and the second chip may also decide to enter the first working mode according to the falling edge in the synchronization signal, and decide to enter the second working mode according to the rising edge in the synchronization signal.
  • the preset working modes include laser detection and ranging mode and calibration mode, such as the first
  • the working mode can be the laser detection and ranging mode in the LIDAR signal processing system.
  • the first working mode can be the calibration mode in the LIDAR signal processing system.
  • the first working mode can also be the LIDAR signal processing system.
  • the second working mode is the laser detection and ranging mode in the LIDAR signal processing system, which is not specifically limited here.
  • the laser detection and ranging mode is the normal working mode in the LIDAR signal processing system, which is mainly used to realize the laser detection and ranging; and the calibration mode is used to eliminate the first chip and the second chip in the LIDAR signal processing system.
  • the calibration calibration mode usually includes calibration and calibration processes. Calibration means acquiring correction parameters, and calibration means calibrating the system according to the acquired correction parameters. Since the LIDAR signal processing system is a complex measurement system integrating light, machine, electricity, calculation and control, there will inevitably be measurement errors in the measurement process, and this measurement error will vary with the working environment and time. Changes have drifted. Therefore, in the working process of the LIDAR signal processing system, it is often necessary to periodically calibrate and calibrate.
  • the first chip and the second chip can selectively enter the laser detection and ranging mode or the calibration mode according to the rising edge or the falling edge of the synchronization signal, so as to realize the synchronization of multiple chips. To a certain working mode, ensure the synchronization between the chips.
  • the rising edge can be used to trigger the laser detection and ranging mode and the falling edge can be used to trigger the calibration calibration mode, or the falling edge can be used to trigger the laser detection and ranging mode and the rising edge can be used to trigger Calibration calibration mode.
  • the first chip and the second chip can enter the laser detection and ranging mode, switch from the laser detection and ranging mode to the calibration calibration mode, or switch from the calibration calibration mode according to the type of the signal edge in the synchronization signal To laser detection and ranging mode.
  • the first chip when laser detection and ranging is required, the first chip adds a rising edge to the synchronization signal, and after waiting for the first offset time, the first chip enters the laser detection and ranging mode; similarly, the second After the chip has a rising edge in the received synchronization signal, after waiting for the second offset time, it enters the laser detection and ranging mode synchronously with the first chip; when the inter-chip calibration is required, the first chip is in the laser detection and ranging mode.
  • a falling edge is added to the synchronization signal, and after waiting for the first offset time, the first chip switches from the laser detection and ranging mode to the calibration calibration mode; the second chip displays the falling edge in the received synchronization signal, and then After waiting for the second offset time, switch from the laser detection and ranging mode to the calibration mode in synchronization with the first chip.
  • the duration of the first working mode and the second working mode may be determined according to a preset configuration. For example, after configuring the chip to enter the first working mode for M seconds and entering the second working mode for N seconds, the first chip adds a rising edge to the synchronization signal and waits for the first offset time to enter the first working mode After that, the first chip can start timing by the timer. When the timer counts up to M1 seconds, the first chip adds a falling edge to the synchronization signal, and switches from the first working mode to the first after waiting for the first offset time.
  • the first chip can start timing by the timer, and the timer counts to N1 seconds
  • the first chip adds a rising edge to the synchronization signal, and switches from the second operating mode to the first operating mode after waiting for the first offset time, where N1 is the difference between N and the first offset time.
  • the first chip and the second chip can switch between the first working mode and the second working mode cyclically.
  • the rising edge or the falling edge appearing in the synchronization signal can be used as the trigger signal and the enable signal of a certain working mode at the same time, that is, in the second chip After detecting the rising edge or the falling edge in the synchronization signal, the corresponding working mode is triggered, and the working mode remains in the working mode until the second chip detects the next signal edge. For example, after the second chip detects the rising edge in the synchronization signal, the second chip triggers the first operating mode and remains in the first operating mode until the second chip detects the falling edge in the synchronization signal.
  • the second chip turns off the first working mode, triggers the second working mode and remains in the second working mode until the second chip detects the next rising edge in the synchronization signal, and so on, you can pass different
  • the signal edge is used to realize the triggering, enabling and shutting off of different working modes.
  • the rising or falling edge that appears in the synchronization signal can be used as a certain The trigger signal of the working mode, and the level state of the synchronization signal immediately following the rising edge or the falling edge can be used as the enable signal of the corresponding working mode.
  • the rising edge is used as the trigger signal of the first working mode
  • the high-level state can be used as the enable signal of the first working mode
  • the low-level state can be used as the turn-off signal of the first working mode.
  • the trigger of the first working mode is controlled, and the enabling of the first working mode is controlled by the high-level state, and the turning off of the first working mode is controlled by the low-level state.
  • the second chip receives the synchronization signal, when a rising edge appears in the synchronization signal, the second chip enters the first working mode, and controls the use of the first working mode through the high-level state following the rising edge.
  • the moment when the rising edge occurs is the start moment of the first working mode, and the duration of the high level state is the duration of the first working mode;
  • the second chip enters the second In the working mode, the enabling of the second working mode and the turning off of the first working mode are controlled through the low level state immediately following the falling edge, so as to realize the triggering, enabling and turning off of multiple working modes.
  • the pins occupied by the first chip and the second chip for synchronization can be effectively reduced, so that the communication between the first chip and the second chip
  • the connection is simpler; and in this embodiment, the two working modes are automatically switched according to the level state of the synchronization signal, and there is no need to configure the working mode through software configuration or other configuration to realize the switching of the working mode, which simplifies the coupling relationship between chips.
  • the signal edge and level state in the synchronization signal are respectively used as the starting time and enable of the working mode, so that this inter-chip synchronization method has a strong anti-burr interference ability and ensures The stability of the system.
  • a glitch is a kind of noise interference signal that is often encountered in digital logic logic circuits. It is a short-term pulse signal generated due to interference in a normal signal. This short-term pulse signal has a rising edge or a falling edge. There is also a level state, which is easy to trigger the misoperation of the chip, so it usually needs to be filtered out.
  • this embodiment uses a combination of signal edge and level status to synchronize, and the level status used to enable each operating mode is usually very long, so you can check the continuity of the level status Whether the time meets the requirements, to filter out some glitch signals that are much shorter than the normal level duration, so that the synchronization between the chips can have a strong anti-burr interference ability.
  • FIG. 3 is a schematic diagram of a timing sequence of a synchronization signal provided in an embodiment of the application.
  • the first signal curve represents the synchronization signal generated by the first chip
  • the second signal curve represents the rising edge detected by the second chip in the received synchronization signal
  • the third The signal curve shows the start signal of the first working mode
  • the fourth signal curve shows the enable of the first working mode
  • the fifth signal curve shows that the second chip detects in the received synchronization signal
  • the sixth signal curve represents the start signal of the second working mode
  • the seventh signal curve represents the enable of the second working mode
  • S1 represents the first chip and the second chip
  • S1 represents the first chip and the second chip The inherent delay between the first signal curve and the second signal curve can be seen.
  • the rising edge detected by the second chip in the received synchronization signal is the same as the rising edge added by the first chip in the synchronization signal.
  • the difference between the time interval S1, the time interval S1 is the inherent delay between the two chips;
  • S2 represents the first offset time;
  • FIG. 4 is a schematic diagram of a working mode switching provided by an embodiment of the application.
  • the rising edge in the synchronization signal is used to trigger the laser detection and ranging mode of the chip, and the high level state in the synchronization signal is used as the enable of the laser detection and ranging mode.
  • the falling edge in the signal is used to trigger the calibration and calibration mode of the chip, and the low level state in the synchronization signal is used as the enablement of the calibration and calibration mode.
  • the rising edge represents the starting time of the laser detection and ranging mode
  • the falling edge represents the starting time of the calibration mode
  • the high-level state and low-level state of the synchronization signal It is used as the enable of laser detection and ranging mode and calibration mode respectively, that is, during the duration of high level, the first chip and the second chip both enter the laser detection and ranging mode, and during the duration of low level , The first chip and the second chip enter the calibration mode.
  • the laser detection and ranging mode can be triggered and enabled, and during the period when the laser detection and ranging mode is turned off (that is, the period between two detection ranging Time gap) to achieve simultaneous calibration and calibration of multiple chips.
  • calibration and calibration between multiple chips can also be performed periodically, without the need to perform multiple calibrations during each laser detection and ranging mode off period. Calibration and calibration between chips. For example, when the falling edge is used as the signal edge to trigger the second chip to enter the calibration mode, after the second chip turns off the calibration mode, the second chip continuously detects the number of occurrences of the falling edge in the synchronization signal, and the occurrence of the falling edge When the number of times reaches the first threshold, the second chip triggers the calibration mode again.
  • the second chip when the rising edge is used as the signal edge to trigger the second chip to enter the calibration mode, after the second chip turns off the calibration mode, the second chip continues to detect the number of occurrences of rising edges in the synchronization signal. When the number of occurrences reaches the first threshold, the second chip triggers the calibration calibration mode again.
  • the first threshold may be determined or adjusted according to actual applications, for example, it may be an integer such as 1 or 2. The specific value of the first threshold is not limited here.
  • FIG. 5 is another schematic diagram of a working mode switching provided by an embodiment of the application.
  • the first chip and the second chip enter the calibration calibration mode after the calibration calibration mode is turned off, and only when the subsequent second falling edge is detected. That is to say, during the duration of the high level, the first chip and the second chip both enter the laser detection and ranging mode; while during the duration of the low level, the first chip and the second chip are periodic To enter the calibration calibration mode.
  • the first chip and the second chip do not need to calibrate and calibrate between chips every time after laser detection and ranging are performed. Instead, calibration and calibration are performed periodically, and the measurement error changes little. In the case of, it can not only control the measurement error between the chips, but also save the resource overhead of the chips.
  • the calibration and calibration are performed only once or N times (where N is a positive integer greater than 1 ); That is, after the first chip and the second chip are powered on or reset, when the number of triggers of the calibration calibration mode reaches the second threshold, the calibration calibration mode will no longer be triggered until the next power-on or reset , Then trigger the calibration calibration mode, that is, do not trigger the calibration calibration mode periodically.
  • the second threshold value may be a positive integer greater than or equal to 1, and the specific value of the second threshold value may be determined or adjusted according to actual application conditions, which is not limited here.
  • the chip power-on refers to the chip's power-on startup; and the chip reset refers to the restoration of the chip to the initial default state and restarts work, the previous working state of the chip will be cleared.
  • the chip will be in the reset state by default. Only after power on and the reset state is withdrawn, the chip will start to work, that is, the chip triggers the corresponding working mode; therefore, in this embodiment, the chip can After each reset state is evacuated, the calibration calibration mode is triggered once or N times, and the calibration calibration mode is no longer triggered until the next reset state is evacuated.
  • FIG. 6, is another schematic diagram of a working mode switching provided by an embodiment of the application. As shown in Fig. 6, after powering on and starting to work, both the first chip and the second chip only trigger the calibration calibration mode once, and no longer trigger the calibration calibration mode.
  • the type of the first signal edge in the synchronization signal can be used to determine whether to pass the rising edge.
  • Trigger calibration calibration mode or by falling edge trigger calibration calibration mode that is, when the first signal edge in the synchronization signal is a rising edge, the rising edge is determined to trigger the chip to enter the calibration calibration mode, the first trigger signal in the synchronization signal When it is a falling edge, determine that the falling edge is used to trigger the chip to enter the calibration mode.
  • the first chip and the second chip enter the calibration mode first, and then the second signal is added to the synchronization signal in the first chip After the edge, the first chip switches from the calibration and calibration mode to the laser detection and ranging mode.
  • the second chip switches from the calibration and calibration mode to the laser In the detection and ranging mode, the calibration and calibration between the first chip and the second chip are performed before laser detection and ranging, so as to ensure the first laser detection after the chip is powered on or reset And ranging can obtain results with less error.
  • FIG. 7 is another schematic diagram of a working mode switching provided by an embodiment of the application.
  • the initial level state of the synchronization signal 1 is a low level state (that is, the initial state is 0)
  • the first edge of the synchronization signal 1 is a rising edge.
  • the signal edge used to trigger the first chip and the second chip to enter the laser detection and ranging mode is a falling edge
  • the initial level state of the synchronization signal 2 is In the high-level state (that is, the initial state is 1)
  • the first edge of the synchronization signal 2 is the falling edge.
  • the signal edge used to trigger the first chip and the second chip to enter the calibration mode is the falling edge.
  • the signal edge that triggers the first chip and the second chip to enter the laser detection and ranging mode is the rising edge.
  • the signal that triggers the laser detection and ranging mode can also be determined according to the first signal edge in the synchronization signal, that is, when the first signal edge in the synchronization signal is a rising edge, the rising edge is used to determine When triggering the laser detection and ranging mode, when the first signal edge in the synchronization signal is the falling edge, the falling edge is determined to trigger the laser detection and ranging mode. In other words, regardless of whether the first signal edge in the synchronization signal is a rising edge or a falling edge, the second chip enters the laser detection and ranging mode first, and then enters the calibration mode.
  • the first signal edge is used to trigger the laser detection and ranging mode or the calibration calibration mode; for example, in scenarios with high timeliness requirements, it can be determined The first signal edge is used to trigger the laser detection and ranging mode to quickly obtain the measurement results; in scenarios with high accuracy requirements, the first signal edge can be determined to be used to trigger the calibration mode to obtain the error Smaller measurement result.
  • FIG. 8 is a schematic diagram of a circuit structure of a second chip provided by an embodiment of the application.
  • the second chip includes a programmable delay unit, a rising edge detection circuit, a falling edge detection circuit, a first working mode logic circuit, a second working mode logic circuit, and a data selector (multiplexer, MUX) ;
  • the input end of the programmable delay unit is used to receive the synchronization signal, and its output end is respectively connected with the input end of the rising edge detection circuit and the input end of the falling edge detection circuit, and the programmable delay unit is used for the first
  • the delayed synchronization signal is sent to the rising edge detection circuit and the falling edge detection circuit
  • the output end of the rising edge detection circuit is connected to the first working mode circuit for detecting the delay time
  • the rising edge in the synchronization signal of the falling edge and after detecting the rising edge, sends a signal to the first working mode circuit to trigger the first working mode circuit to work;
  • the output terminal of the falling edge detection circuit and the second working mode circuit are used for Detect the falling edge in the delayed
  • the programmable delay unit delays the synchronization signal according to the preset time length to obtain the delayed synchronization signal; then, the rising edge detection circuit performs the delayed synchronization
  • the signal undergoes rising edge detection, and after the rising edge is detected, a trigger signal is sent to the first working mode logic circuit to trigger the first working mode circuit to work; and the delayed synchronization signal is also used as the first working mode logic circuit
  • the logic circuit of the first working mode is in the working state only when the delayed synchronization signal is at a high level, otherwise the first working mode circuit is turned off; similarly, the falling edge detection circuit is After detecting the falling edge, send a trigger signal to the second working mode logic circuit to trigger the second working mode circuit to work; and the delayed synchronization signal is inverted by the inverter After that, it is also used as the enablement of the second working mode logic circuit.
  • the second working mode logic circuit Only when the inverted synchronization signal is in the high level state, the second working mode logic circuit is in the working state, otherwise the second working mode circuit is turned off; That is to say, through the above circuit structure, the corresponding operating mode can be triggered by the rising edge or the falling edge in the synchronization signal, and the corresponding operating mode can be enabled with the level state in the synchronization signal.
  • the delayed synchronization signal is also used as a reference signal for the MUX selection output.
  • the MUX selects and outputs the output result of the logic circuit of the first working mode; the synchronization after the delay When the signal is in a low level state, the MUX selects and outputs the output result of the logic circuit of the second working mode.
  • the programmable delay unit may not be provided in the second chip, or the delay time of the programmable delay unit is set to 0, that is, the second chip does not delay the synchronization signal.
  • the second chip may no longer delay the synchronization signal, but directly receives the synchronization signal and detects the synchronization signal.
  • a first chip 90 provided by an embodiment of the present application includes: a sending unit 901, configured to continuously send a synchronization signal to the second chip, the synchronization signal being a rectangular wave signal; and a processing unit 902, configured to A rising edge or a falling edge is added to the synchronization signal, and after waiting for the first offset time, it enters the preset working mode.
  • the processing unit 902 is also used to add a rising edge to the synchronization signal, and after waiting for the first offset time, enter the first working mode; the processing unit is also used to add a falling edge to the synchronization signal, and After waiting for the first offset time, enter the second working mode, where the preset working mode includes the first working mode and the second working mode.
  • the processing unit 902 is further configured to stop entering the first working mode when the number of times of adding rising edges to the synchronization signal reaches a preset value; or, the processing unit 902 is further configured to add falling edges to the synchronization signal When the number of times reaches the preset value, stop entering the second working mode.
  • the processing unit 902 is further configured to enter the first working mode after waiting for the first offset time, and when the processing unit 902 is at After the falling edge is added to the synchronization signal, the processing unit 902 enters the second working mode after waiting for the second offset time; if the first signal edge added by the processing unit 902 to the synchronization signal is a falling edge, the processing unit 902 also uses After waiting for the first offset time, enter the first operating mode, and when the processing unit 902 adds a falling edge to the synchronization signal, the processing unit 902 enters the second operating mode after waiting for the second offset time; wherein, The preset working mode includes a first working mode and a second working mode.
  • a second chip 100 provided by an embodiment of the present application includes: a receiving unit 1001, configured to continuously receive a synchronization signal sent by the first chip, the synchronization signal being a rectangular wave signal; and a processing unit 1002, configured to After a rising edge or a falling edge occurs in the synchronization signal received by the receiving unit 1001, it enters the preset working mode after waiting for the second offset time.
  • the processing unit 1002 is further configured to enter the first working mode after waiting for the second offset time;
  • the processing unit 1002 is further configured to enter the second working mode after waiting for the second offset time, wherein the preset working mode includes the first working mode and the second working mode. Operating mode.
  • the processing unit 1002 is further configured to stop entering the first working mode
  • the processing unit 1002 stops entering the second working mode.
  • the processing unit 1002 is further configured to enter the first working mode after waiting for the second offset time, and when the receiving unit 1001 After a falling edge appears in the synchronization signal received by 1001, the processing unit 1002 is also used to enter the second working mode after waiting for the second offset time; if the first signal edge appears in the synchronization signal received by the receiving unit 1001 For the falling edge, the processing unit 1002 enters the first working mode after waiting for the second offset time, and when a rising edge appears in the synchronization signal received by the receiving unit 1001, the processing unit 1002 is also used to wait for the second offset After time, enter the second working mode; wherein, the preset working mode includes the first working mode and the second working mode.
  • the embodiment of the present application also provides a chip system, the chip system includes the first chip and the second chip in the embodiment corresponding to FIG. 2, the first chip is connected to the second chip, and is used to perform the implementation corresponding to FIG. 2
  • the synchronization method of the chip in the example is also provided.
  • the disclosed system, device, and method may be implemented in other ways.
  • the device embodiments described above are merely illustrative, for example, the division of the units is only a logical function division, and there may be other divisions in actual implementation, for example, multiple units or components may be combined or It can be integrated into another system, or some features can be ignored or not implemented.
  • the displayed or discussed mutual coupling or direct coupling or communication connection may be indirect coupling or communication connection through some interfaces, devices or units, and may be in electrical, mechanical or other forms.
  • the units described as separate components may or may not be physically separated, and the components displayed as units may or may not be physical units, that is, they may be located in one place, or they may be distributed on multiple network units. Some or all of the units may be selected according to actual needs to achieve the objectives of the solutions of the embodiments.
  • the functional units in the various embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units may be integrated into one unit.
  • the above-mentioned integrated unit can be implemented in the form of hardware or software functional unit.
  • the integrated unit is implemented in the form of a software functional unit and sold or used as an independent product, it can be stored in a computer readable storage medium.
  • the technical solution of the present application essentially or the part that contributes to the existing technology or all or part of the technical solution can be embodied in the form of a software product, and the computer software product is stored in a storage medium , Including several instructions to make a computer device (which may be a personal computer, a server, or a network device, etc.) execute all or part of the steps of the methods described in the various embodiments of the present application.
  • the aforementioned storage media include: U disk, mobile hard disk, read-only memory, random access memory, magnetic disk or optical disk and other media that can store program codes.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Optical Radar Systems And Details Thereof (AREA)
  • Laser Beam Printer (AREA)

Abstract

L'invention concerne un procédé de synchronisation de puce et un appareil associé, destinés à être utilisés pour réduire la complexité de la conception et de la disposition des puces. Le procédé comprend les étapes suivantes : une première puce envoie en continu un signal de synchronisation à une deuxième puce (201) ; la première puce ajoute un front montant ou un front descendant au signal de synchronisation et, après avoir attendu pendant un premier temps de décalage (S2), entre dans un mode de fonctionnement prédéfini (202) ; la deuxième puce reçoit en continu le signal de synchronisation envoyé par la première puce (203) et, après que le signal de synchronisation reçu présente un front montant ou descendant, après avoir attendu pendant un deuxième temps de décalage (S3), la deuxième puce entre dans un mode de fonctionnement prédéfini (204). Selon le procédé, seule une broche de la puce doit être occupée pour envoyer un signal de synchronisation, de sorte que de multiples puces peuvent entrer dans le même mode de fonctionnement de manière synchrone, réduisant ainsi efficacement la complexité de la conception et de la disposition d'une puce.
PCT/CN2020/100392 2019-11-15 2020-07-06 Procédé de synchronisation de puce et appareil associé WO2021093346A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201911124104.2 2019-11-15
CN201911124104.2A CN112817368B (zh) 2019-11-15 2019-11-15 一种芯片的同步方法及相关装置

Publications (1)

Publication Number Publication Date
WO2021093346A1 true WO2021093346A1 (fr) 2021-05-20

Family

ID=75852121

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/100392 WO2021093346A1 (fr) 2019-11-15 2020-07-06 Procédé de synchronisation de puce et appareil associé

Country Status (2)

Country Link
CN (1) CN112817368B (fr)
WO (1) WO2021093346A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11822377B2 (en) 2022-01-11 2023-11-21 Waymo Llc Timebase synchronization using pulsed signal injection

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101738600A (zh) * 2008-11-14 2010-06-16 武汉大学 高频地波雷达组网的时钟同步控制方法及其装置
CN103516506A (zh) * 2012-06-27 2014-01-15 美国博通公司 多芯片同步系统
CN106774634A (zh) * 2016-12-08 2017-05-31 郑州云海信息技术有限公司 一种时钟偏斜校正方法、装置和系统
US20190196532A1 (en) * 2017-12-26 2019-06-27 Samsung Electronics Co., Ltd. Device including digital interface with mixture of synchronous and asynchronous communication, digital processing system including the same, and digital processing method performed by the same
CN110389924A (zh) * 2018-04-19 2019-10-29 大唐移动通信设备有限公司 一种串行总线装置及设置方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7231538B2 (en) * 2003-11-06 2007-06-12 Mentor Graphics (Holdings) Ltd. Synchronized communication between integrated circuit chips
US7382844B2 (en) * 2005-02-11 2008-06-03 International Business Machines Corporation Methods to self-synchronize clocks on multiple chips in a system
US10095263B1 (en) * 2015-12-15 2018-10-09 Marvell International Ltd. Apparatus and method for calibrating signal synchronization

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101738600A (zh) * 2008-11-14 2010-06-16 武汉大学 高频地波雷达组网的时钟同步控制方法及其装置
CN103516506A (zh) * 2012-06-27 2014-01-15 美国博通公司 多芯片同步系统
CN106774634A (zh) * 2016-12-08 2017-05-31 郑州云海信息技术有限公司 一种时钟偏斜校正方法、装置和系统
US20190196532A1 (en) * 2017-12-26 2019-06-27 Samsung Electronics Co., Ltd. Device including digital interface with mixture of synchronous and asynchronous communication, digital processing system including the same, and digital processing method performed by the same
CN110389924A (zh) * 2018-04-19 2019-10-29 大唐移动通信设备有限公司 一种串行总线装置及设置方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11822377B2 (en) 2022-01-11 2023-11-21 Waymo Llc Timebase synchronization using pulsed signal injection

Also Published As

Publication number Publication date
CN112817368B (zh) 2023-03-03
CN112817368A (zh) 2021-05-18

Similar Documents

Publication Publication Date Title
EP1451666B1 (fr) Commutateur de selection d'horloge sans parasite
KR100301720B1 (ko) 클록제어장치 및 방법
JP5317356B2 (ja) クロック制御信号生成回路、クロックセレクタ、及び情報処理装置
US8627132B2 (en) Autonomous multi-device event synchronization and sequencing technique eliminating master and slave assignments
US6266780B1 (en) Glitchless clock switch
US8831160B2 (en) Method and apparatus for switching clock frequency in a system-in-package device
CN103684375A (zh) 一种时钟分频切换电路及时钟芯片
US7656980B2 (en) Clock switching circuit
WO2021093346A1 (fr) Procédé de synchronisation de puce et appareil associé
WO2021129050A1 (fr) Circuit de commutation d'horloge sans transitoires
JPH07147573A (ja) 動的クロック切り換え回路
CN110502066B (zh) 时钟切换装置、方法及电子设备
JP4007027B2 (ja) パワーオンリセット回路
US7164296B2 (en) Runt-pulse-eliminating multiplexer circuit
CN114371876A (zh) 一种寄存器的配置电路以及一种集成电路芯片
EP3812874B1 (fr) Multiplexeur d'horloge sans variations anormales
US6825705B2 (en) Clock signal generation circuit and audio data processing apparatus
US11695399B2 (en) Digital timer delay line with sub-sample accuracy
WO2024066950A1 (fr) Procédé de traitement de signal, appareil de traitement de signal, puce et dispositif électronique
US11545987B1 (en) Traversing a variable delay line in a deterministic number of clock cycles
KR101211684B1 (ko) 반도체 장치 및 그 동작방법
CN113985960A (zh) 系统时钟无毛刺切换电路及其复位实现方法
EP2447805A1 (fr) Appareil et procédé pour la synchronisation et la fourniture d'une horloge sans impulsions transitoires
JP4750505B2 (ja) クロック切り換え回路
WO2022248822A1 (fr) Synchronisation de signaux de synchronisation

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20887465

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20887465

Country of ref document: EP

Kind code of ref document: A1