WO2020233382A1 - 一种低温漂极低功耗线性稳压器 - Google Patents
一种低温漂极低功耗线性稳压器 Download PDFInfo
- Publication number
- WO2020233382A1 WO2020233382A1 PCT/CN2020/087983 CN2020087983W WO2020233382A1 WO 2020233382 A1 WO2020233382 A1 WO 2020233382A1 CN 2020087983 W CN2020087983 W CN 2020087983W WO 2020233382 A1 WO2020233382 A1 WO 2020233382A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- pmos tube
- tube
- drain
- source
- pmos
- Prior art date
Links
- 239000003381 stabilizer Substances 0.000 title abstract description 7
- 239000003990 capacitor Substances 0.000 claims abstract description 27
- 230000003068 static effect Effects 0.000 abstract description 2
- 230000006641 stabilisation Effects 0.000 abstract 1
- 238000011105 stabilization Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000000087 stabilizing effect Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 1
- 230000002618 waking effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
- G05F1/567—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor for temperature compensation
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/468—Regulating voltage or current wherein the variable actually regulated by the final control device is dc characterised by reference voltage circuitry, e.g. soft start, remote shutdown
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/59—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices including plural semiconductor devices as final control devices for a single load
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/618—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series and in parallel with the load as final control devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
- G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit
Definitions
- the invention relates to the field of power supply equipment, in particular to a low temperature drift and extremely low power consumption linear regulator.
- the power consumption level directly restricts the battery's continuous power supply time.
- the power management module compresses the active time of the circuit as much as possible by waking up regularly. In most of the time, the chip is in standby or sleep mode. At this time, only the low-speed clock circuit and memory module still maintain power, and the operating current drops to a few microamps or less. Therefore, the static power consumption of the linear regulator itself must be low enough to maintain high energy efficiency.
- the traditional linear regulator requires a bandgap reference circuit to provide a stable reference voltage that does not change with temperature and voltage, and then a closed-loop drive circuit generates a stable output voltage. From the perspective of power consumption, the independent bandgap reference circuit and voltage regulator drive circuit contain numerous current branches, including several amplifiers and bias circuits, which are not conducive to achieving low bias currents.
- the purpose of the present invention is to overcome the above-mentioned problems and provide a linear regulator with low temperature drift and extremely low power consumption.
- the method adopted in the present invention is: a low temperature drift and very low power consumption linear regulator, including 9 PMOS tubes, respectively PMOS tube PM1 to PMOS tube PM9; two resistors, respectively, resistors R1 and Resistor R2; two capacitors, capacitor C1 and capacitor C2; two NMOS tubes, NMOS tube NM1 and NMOS tube NM2;
- the source of the PMOS tube PM1 is connected to the power source, the gate of the PMOS tube PM1 is connected to the source of the PMOS tube PM2, the drain of PM1 is connected to the positive electrode of the resistor R2, and the negative electrode of the resistor R2 is grounded;
- the gate of the PMOS tube PM2 is connected to the drain of the PMOS tube PM1, and the drain of the PMOS tube PM2 is grounded;
- the positive pole of the capacitor C1 is connected to the gate of the PMOS tube PM2, and the negative pole of the capacitor C1 is grounded;
- the source of the PMOS tube PM3 is connected to the power supply, the gate of the PMOS tube PM3 is connected to the source of the PMOS tube PM2, and the drain of the PMOS tube PM3 is connected to the drain of the NMOS tube NM1;
- the gate of the NMOS tube NM1 is connected to the drain of the first NMOS tube, and the source of the NMOS tube NM1 is grounded;
- the source of the PMOS tube PM4 is connected to the power supply, the gate of the PMOS tube PM4 is connected to the source of the PMOS tube PM2, and the drain of the PMOS tube PM4 is connected to the drain of the NMOS tube NM2;
- the gate of the NMOS tube NM2 is connected to the drain of the NMOS tube NM1, the source of the NMOS tube NM2 is connected to the anode of the resistor R1; the cathode of the resistor R1 is grounded;
- the source of the PMOS tube PM5 is connected to the power supply, the gate of the PMOS tube PM5 is connected to the drain of the PMOS tube PM9, and the drain of the PMOS tube PM5 is connected to the source of the PMOS tube PM6;
- the gate of the PMOS tube PM6 is connected to the source of the NMOS tube NM2, the drain of the PMOS tube PM6 is connected to the drain of the PMOS tube PM7, the gate of the PMOS tube PM7 is connected to the drain of the NMOS tube NM1, and the source of the PMOS tube PM7 is grounded;
- the source of the PMOS tube PM9 is connected to the power source, and the gate of the PMOS tube PM9 is connected to the source of the PMOS tube PM2;
- the source of the PMOS tube PM8 is connected to the drain of the PMOS tube PM9, the gate of the PMOS tube PM8 is connected to the drain of the PMOS tube PM6, and the drain of the PMOS tube PM8 is grounded;
- Capacitor C2 is the load capacitance of the linear regulator, the anode of capacitor C2 is connected to the drain of PMOS tube PM5, and the cathode of capacitor C2 is grounded.
- the present invention integrates the bandgap reference with the linear voltage stabilizing circuit, obtains the temperature-compensated voltage directly at the output end of the voltage stabilizer, and obtains a lower linear adjustment rate and stable temperature characteristics through a feedback loop, thereby achieving high Functional integration reduces the required current branch to a minimum.
- the low-temperature drift linear voltage stabilizing circuit with extremely low power consumption proposed by the present invention is suitable for applications that require extremely low standby power consumption while still achieving higher efficiency under low drive current, and has low bias current and temperature coefficient. Low, wide driving current range, high energy efficiency, etc.
- Figure 1 is a circuit structure diagram of the low-temperature drift and extremely low-power linear regulator of the present invention
- Fig. 2 is a curve of the output voltage of the linear regulator of the present invention with a temperature of 0-20 mA driving current.
- Figure 1 shows the circuit structure diagram of the low-temperature drift and very low-power linear regulator of the present invention.
- the present invention discloses a low-temperature drift and very low-power linear regulator circuit including 9 PMOS tubes, respectively PMOS tube PM1 to PMOS tube PM9; two resistors, resistor R1 and resistor R2; two capacitors, capacitor C1 and capacitor C2; two NMOS tubes, NMOS tube NM1 and NMOS tube NM2.
- the source of the PMOS tube PM1 is connected to the power source, the gate of the PMOS tube PM1 is connected to the source of the PMOS tube PM2, the drain of PM1 is connected to the anode of the resistor R2, and the cathode of the resistor R2 is grounded.
- the gate of the PMOS tube PM2 is connected to the drain of the PMOS tube PM1, and the drain of the PMOS tube PM2 is grounded.
- the anode of the capacitor C1 is connected to the gate of the PMOS tube PM2, and the cathode of the capacitor C1 is grounded.
- the source of the PMOS tube PM3 is connected to the power source, the gate of the PMOS tube PM3 is connected to the source of the PMOS tube PM2, and the drain of the PMOS tube PM3 is connected to the drain of the NMOS tube NM1.
- the gate of the NMOS tube NM1 is connected to the drain of the first NMOS tube, and the source of the NMOS tube NM1 is grounded.
- the source of the PMOS tube PM4 is connected to the power source, the gate of the PMOS tube PM4 is connected to the source of the PMOS tube PM2, and the drain of the PMOS tube PM4 is connected to the drain of the NMOS tube NM2.
- the gate of the NMOS tube NM2 is connected to the drain of the NMOS tube NM1, the source of the NMOS tube NM2 is connected to the anode of the resistor R1; the cathode of the resistor R1 is grounded.
- the source of the PMOS tube PM5 is connected to the power source, the gate of the PMOS tube PM5 is connected to the drain of the PMOS tube PM9, and the drain of the PMOS tube PM5 is connected to the source of the PMOS tube PM6.
- the gate of the PMOS tube PM6 is connected to the source of the NMOS tube NM2, the drain of the PMOS tube PM6 is connected to the drain of the PMOS tube PM7, the gate of the PMOS tube PM7 is connected to the drain of the NMOS tube NM1, and the source of the PMOS tube PM7 is grounded.
- the source of the PMOS tube PM9 is connected to the power source, and the gate of the PMOS tube PM9 is connected to the source of the PMOS tube PM2.
- the source of the PMOS tube PM8 is connected to the drain of the PMOS tube PM9, the gate of the PMOS tube PM8 is connected to the drain of the PMOS tube PM6, and the drain of the PMOS tube PM8 is grounded.
- Capacitor C2 is the load capacitance of the linear regulator.
- the anode of capacitor C2 is connected to the drain of PMOS tube PM5, and the cathode of capacitor C2 is grounded.
- the working principle of this circuit is analyzed as follows:
- the entire linear regulator is the PTAT voltage core startup circuit, the PTAT voltage core circuit, the negative temperature characteristic generating circuit and the driver stage closed-loop control circuit from right to left.
- PM5 ⁇ PM9 form a feedback circuit.
- the feedback circuit clamps the current flowing through PM6 to make it proportional to PM2, thereby obtaining a temperature-stable output voltage; on the other hand, it can dynamically adjust the PM5's output voltage according to the change of load current. Grid voltage, so as to output different currents according to load demand.
- Fig. 2 shows the temperature variation curve of the output voltage of the linear regulator of the present invention at a driving current of 0-20 mA. It can be seen from the figure that the output voltage of the linear regulator exhibits high temperature stability in the temperature range of -20 degrees Celsius to 85 degrees Celsius, and forms a first-order temperature compensation characteristic. When the current changes from 0 to 20mA, the output voltage only drops slightly. In the maximum drive current mode of 20mA, the voltage change over the entire temperature range is within 1mV.
Abstract
Description
Claims (1)
- 一种低温漂极低功耗线性稳压器,其特征在于:包括9个PMOS管,分别为PMOS管PM1到PMOS管PM9;两个电阻,分别为电阻R1和电阻R2;两个电容,分别为电容C1和电容C2;两个NMOS管,分别为NMOS管NM1和NMOS管NM2;所述的PMOS管PM1的源极接电源,PMOS管PM1的栅极接PMOS管PM2的源极,PM1的漏极接电阻R2的正极,电阻R2的负极接地;PMOS管PM2的栅极接PMOS管PM1的漏极,PMOS管PM2的漏极接地;电容C1的正极接PMOS管PM2的栅极,电容C1的负极接地;PMOS管PM3的源极接电源,PMOS管PM3的栅极接PMOS管PM2的源极,PMOS管PM3的漏极接NMOS管NM1的漏极;NMOS管NM1的栅极接第一NMOS管的漏极,NMOS管NM1的源极接地;PMOS管PM4的源极接电源,PMOS管PM4的栅极接PMOS管PM2的源极,PMOS管PM4的漏极接NMOS管NM2的漏极;NMOS管NM2的栅极接NMOS管NM1的漏极,NMOS管NM2的源极接电阻R1的正极;电阻R1的负极接地;PMOS管PM5的源极接电源,PMOS管PM5的栅极接PMOS管PM9的漏极,PMOS管PM5的漏极接PMOS管PM6的源极;PMOS管PM6的栅极接NMOS管NM2的源极,PMOS管PM6的漏极接PMOS管PM7的漏极,PMOS管PM7的栅极接NMOS管NM1的漏极,PMOS 管PM7的源极接地;PMOS管PM9的源极接电源,PMOS管PM9的栅极接PMOS管PM2的源极;PMOS管PM8的源极接PMOS管PM9的漏极,PMOS管PM8的栅极接PMOS管PM6的漏极,PMOS管PM8的漏极接地;电容C2即为线性稳压器的负载电容,电容C2的正极接PMOS管PM5的漏极,电容C2的负极接地。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/966,476 US11175686B2 (en) | 2019-05-17 | 2020-04-30 | Low-temperature drift ultra-low-power linear regulator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910414672.X | 2019-05-17 | ||
CN201910414672.XA CN110377094B (zh) | 2019-05-17 | 2019-05-17 | 一种低温漂极低功耗线性稳压器 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020233382A1 true WO2020233382A1 (zh) | 2020-11-26 |
Family
ID=68248569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/087983 WO2020233382A1 (zh) | 2019-05-17 | 2020-04-30 | 一种低温漂极低功耗线性稳压器 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11175686B2 (zh) |
CN (1) | CN110377094B (zh) |
WO (1) | WO2020233382A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114200994A (zh) * | 2021-12-07 | 2022-03-18 | 深圳市灵明光子科技有限公司 | 一种低压差线性稳压器和激光测距电路 |
CN115421549A (zh) * | 2021-06-01 | 2022-12-02 | 上海艾为电子技术股份有限公司 | 自偏置带隙基准电路及其控制方法、电源电路及电子设备 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110377094B (zh) | 2019-05-17 | 2020-11-27 | 东南大学 | 一种低温漂极低功耗线性稳压器 |
CN114489213B (zh) * | 2022-02-09 | 2023-03-10 | 广芯电子技术(上海)股份有限公司 | 线性稳压电路 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050077952A1 (en) * | 2003-10-14 | 2005-04-14 | Denso Corporation | Band gap constant voltage circuit |
US6995587B2 (en) * | 2003-08-13 | 2006-02-07 | Texas Instruments Incorporated | Low voltage low power bandgap circuit |
CN102012715A (zh) * | 2010-11-24 | 2011-04-13 | 天津泛海科技有限公司 | 高阶曲率补偿的带隙基准电压源 |
CN106940580A (zh) * | 2017-05-09 | 2017-07-11 | 何金昌 | 一种低功耗带隙基准源及电源装置 |
CN107168442A (zh) * | 2017-06-21 | 2017-09-15 | 西安电子科技大学 | 带隙基准电压源电路 |
CN109343643A (zh) * | 2018-12-03 | 2019-02-15 | 成都信息工程大学 | 一种非常规结构低温漂电压基准源 |
CN110377094A (zh) * | 2019-05-17 | 2019-10-25 | 东南大学 | 一种低温漂极低功耗线性稳压器 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3671770A (en) * | 1970-08-17 | 1972-06-20 | Motorola Inc | Temperature compensated bias circuit |
US7683701B2 (en) * | 2005-12-29 | 2010-03-23 | Cypress Semiconductor Corporation | Low power Bandgap reference circuit with increased accuracy and reduced area consumption |
EP2120124B1 (en) * | 2008-05-13 | 2014-07-09 | STMicroelectronics Srl | Circuit for generating a temperature-compensated voltage reference, in particular for applications with supply voltages lower than 1V |
CN106537276B (zh) * | 2016-08-16 | 2018-02-13 | 深圳市汇顶科技股份有限公司 | 一种线性调整器 |
US10528070B2 (en) * | 2018-05-02 | 2020-01-07 | Analog Devices Global Unlimited Company | Power-cycling voltage reference |
US11392155B2 (en) * | 2019-08-09 | 2022-07-19 | Analog Devices International Unlimited Company | Low power voltage generator circuit |
-
2019
- 2019-05-17 CN CN201910414672.XA patent/CN110377094B/zh active Active
-
2020
- 2020-04-30 US US16/966,476 patent/US11175686B2/en active Active
- 2020-04-30 WO PCT/CN2020/087983 patent/WO2020233382A1/zh active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6995587B2 (en) * | 2003-08-13 | 2006-02-07 | Texas Instruments Incorporated | Low voltage low power bandgap circuit |
US20050077952A1 (en) * | 2003-10-14 | 2005-04-14 | Denso Corporation | Band gap constant voltage circuit |
CN102012715A (zh) * | 2010-11-24 | 2011-04-13 | 天津泛海科技有限公司 | 高阶曲率补偿的带隙基准电压源 |
CN106940580A (zh) * | 2017-05-09 | 2017-07-11 | 何金昌 | 一种低功耗带隙基准源及电源装置 |
CN107168442A (zh) * | 2017-06-21 | 2017-09-15 | 西安电子科技大学 | 带隙基准电压源电路 |
CN109343643A (zh) * | 2018-12-03 | 2019-02-15 | 成都信息工程大学 | 一种非常规结构低温漂电压基准源 |
CN110377094A (zh) * | 2019-05-17 | 2019-10-25 | 东南大学 | 一种低温漂极低功耗线性稳压器 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115421549A (zh) * | 2021-06-01 | 2022-12-02 | 上海艾为电子技术股份有限公司 | 自偏置带隙基准电路及其控制方法、电源电路及电子设备 |
CN114200994A (zh) * | 2021-12-07 | 2022-03-18 | 深圳市灵明光子科技有限公司 | 一种低压差线性稳压器和激光测距电路 |
Also Published As
Publication number | Publication date |
---|---|
CN110377094B (zh) | 2020-11-27 |
US11175686B2 (en) | 2021-11-16 |
CN110377094A (zh) | 2019-10-25 |
US20210311514A1 (en) | 2021-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2020233382A1 (zh) | 一种低温漂极低功耗线性稳压器 | |
CN105099445B (zh) | 一种环形振荡器的频率控制方法及电路 | |
CN107305403B (zh) | 一种低功耗电压产生电路 | |
CN106774581B (zh) | 低压差线性稳压器及集成片上系统 | |
CN103631306B (zh) | 具有低温度系数的电流源基准电路 | |
WO2020156588A1 (zh) | 电压基准源电路及低功耗电源系统 | |
CN102609031B (zh) | 一种高度集成的低功耗基准源 | |
CN112068627B (zh) | 一种电压输出调节模块 | |
CN103389766B (zh) | 一种亚阈值非带隙基准电压源 | |
CN107402594B (zh) | 实现高电源电压转变的低功耗低压差线性稳压器 | |
CN111190453A (zh) | 高电源抑制比基准电路 | |
CN206235910U (zh) | 一种宽范围负载电容的低压差线性稳压器 | |
CN201936216U (zh) | 一种宽输入电压高电源抑制比基准电压源 | |
CN104615185A (zh) | 一种基准电压源启动电路 | |
CN109634337B (zh) | 一种幅度可调的低温度系数升压电路 | |
CN215219541U (zh) | 一种噪声滤波电路及低压差线性稳压器 | |
CN213240931U (zh) | 一种por电路 | |
CN208819106U (zh) | 一种超低静态功耗的ldo电路及驱动大负载的超低静态功耗的ldo电路 | |
CN108008755A (zh) | 一种内嵌基准的低压差线性稳压器 | |
CN108268078A (zh) | 一种低成本低功耗的低压差线性稳压器 | |
CN114489216B (zh) | 一种应用于ldo的保护电路 | |
CN109445507A (zh) | 一种宽频率内高电源抑制比的带隙基准电路 | |
CN201097247Y (zh) | 一种基准电压源电路 | |
CN206378763U (zh) | 一种低成本低功耗的低压差线性稳压器 | |
CN103135652B (zh) | 一种带隙基准电路、电源保护电路及电源 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20810375 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20810375 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20810375 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 12/05/2023) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20810375 Country of ref document: EP Kind code of ref document: A1 |