WO2020206772A1 - 显示面板和电子设备 - Google Patents

显示面板和电子设备 Download PDF

Info

Publication number
WO2020206772A1
WO2020206772A1 PCT/CN2019/085525 CN2019085525W WO2020206772A1 WO 2020206772 A1 WO2020206772 A1 WO 2020206772A1 CN 2019085525 W CN2019085525 W CN 2019085525W WO 2020206772 A1 WO2020206772 A1 WO 2020206772A1
Authority
WO
WIPO (PCT)
Prior art keywords
metal layer
layer
thin film
active region
region
Prior art date
Application number
PCT/CN2019/085525
Other languages
English (en)
French (fr)
Inventor
曾维静
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Publication of WO2020206772A1 publication Critical patent/WO2020206772A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/126—Shielding, e.g. light-blocking means over the TFTs

Definitions

  • the present invention relates to the field of electronic display, in particular to a display panel and electronic equipment.
  • the thin film transistor layer of the display panel usually adopts a top-gate thin film transistor to reduce the load of the signal line.
  • the present invention provides a display panel and an electronic device, which can effectively reduce the resistance of signal lines in the display panel.
  • the present invention provides a display panel, the display panel includes:
  • a thin film transistor layer, the thin film transistor layer is located on the substrate;
  • a light-emitting structure the light-emitting structure is located on the thin film transistor layer; wherein,
  • the thin film transistor layer includes a plurality of thin film transistors, and the thin film transistors include:
  • a buffer layer, the buffer layer is located on the substrate
  • a first active region and a second active region, the first active region and the second active region are located on the substrate, the first active region includes a channel region and two active regions located in the channel region Source and drain regions on the side;
  • a gate dielectric layer covering the first active region
  • a gate metal layer covering the gate dielectric layer located above the first active region
  • An interlayer dielectric layer the interlayer dielectric layer covering the gate metal layer;
  • a source region metal layer, the source region metal layer is located on the interlayer dielectric layer and is electrically connected to the source region through a through hole;
  • a drain region metal layer where the drain region metal layer is located on the interlayer dielectric layer and is electrically connected to the drain region and the second active region through a through hole;
  • the planarization layer covers the source metal layer, the drain metal layer and the interlayer dielectric layer.
  • the light emitting structure includes a light emitting material layer, and the projection of the light emitting material layer on the substrate does not overlap with the first active area and the second active area.
  • the first active region and the second active region are electrically insulated.
  • the plurality of thin film transistors are distributed in an array, including at least one row of thin film transistors arranged in a first direction and at least one column of thin film transistors arranged in a second direction; wherein,
  • the second active regions in the plurality of thin film transistors in the same row are electrically connected, and the second active regions in the plurality of thin film transistors in the same column are electrically insulated.
  • the display panel further includes a first metal layer and a second metal layer, the first metal layer and the second metal layer are located between the substrate and the buffer layer, and the second metal layer The one metal layer is electrically insulated from the second metal layer.
  • the first metal layer and the second metal layer are light-shielding metal layers.
  • the projection of the first metal layer on the buffer layer covers the projection of the first active region on the buffer layer
  • the projection of the second metal layer on the buffer layer The projection covers the projection of the second active area on the buffer layer.
  • the surface of the light shielding metal layer adjacent to the substrate has a uniformly distributed diffuse reflection structure.
  • the surface of the light shielding metal layer adjacent to the substrate has a uniformly undulating wavy structure.
  • the present invention also provides an electronic device, which includes a display panel, and the display panel includes:
  • a thin film transistor layer, the thin film transistor layer is located on the substrate;
  • a light-emitting structure the light-emitting structure is located on the thin film transistor layer; wherein,
  • the thin film transistor layer includes a plurality of thin film transistors, and the thin film transistors include:
  • a buffer layer, the buffer layer is located on the substrate
  • a first active region and a second active region, the first active region and the second active region are located on the substrate, the first active region includes a channel region and two active regions located in the channel region Source and drain regions on the side;
  • a gate dielectric layer covering the first active region
  • a gate metal layer covering the gate dielectric layer located above the first active region
  • An interlayer dielectric layer the interlayer dielectric layer covering the gate metal layer;
  • a source region metal layer, the source region metal layer is located on the interlayer dielectric layer and is electrically connected to the source region through a through hole;
  • a drain region metal layer where the drain region metal layer is located on the interlayer dielectric layer and is electrically connected to the drain region and the second active region through a through hole;
  • the planarization layer covers the source metal layer, the drain metal layer and the interlayer dielectric layer.
  • the light emitting structure includes a light emitting material layer, and the projection of the light emitting material layer on the substrate does not overlap with the first active area and the second active area.
  • the first active region and the second active region are electrically insulated.
  • the plurality of thin film transistors are distributed in an array, including at least one row of thin film transistors arranged in a first direction and at least one column of thin film transistors arranged in a second direction; wherein,
  • the second active regions in the plurality of thin film transistors in the same row are electrically connected, and the second active regions in the plurality of thin film transistors in the same column are electrically insulated.
  • the display panel further includes a first metal layer and a second metal layer, the first metal layer and the second metal layer are located between the substrate and the buffer layer, and the second metal layer The one metal layer is electrically insulated from the second metal layer.
  • the first metal layer and the second metal layer are light-shielding metal layers.
  • the projection of the first metal layer on the buffer layer covers the projection of the first active region on the buffer layer
  • the projection of the second metal layer on the buffer layer The projection covers the projection of the second active area on the buffer layer.
  • the surface of the light shielding metal layer adjacent to the substrate has a uniformly distributed diffuse reflection structure.
  • the surface of the light shielding metal layer adjacent to the substrate has a uniformly undulating wavy structure.
  • a first active region and a second active region are arranged in the buffer layer of the thin film transistor, and the second active region is connected to the source region wiring layer through the through hole, which effectively increases the metal routing.
  • the area of the line reduces the resistance of the signal line, thereby effectively avoiding the voltage drop on the signal line.
  • the present invention also provides a first metal layer and a second metal layer located below the first active region and the second active region.
  • the first metal layer and the second metal layer are light-shielding metal layers, which can prevent external light from entering the active area while further reducing the resistance of the signal line, thereby avoiding threshold voltage drift.
  • FIG. 1 is a schematic cross-sectional view of a display panel in the prior art
  • FIG. 2 is a schematic cross-sectional view of a display panel in a specific embodiment of the present invention.
  • FIG. 3 is a top view of partial wiring of a display panel in a specific embodiment of the present invention.
  • FIG. 4 is a schematic cross-sectional view of a display panel in another specific embodiment of the invention.
  • FIG. 1 is a schematic cross-sectional view of a display panel in the prior art.
  • the display panel includes a substrate 112, a thin film transistor layer, and a light emitting structure.
  • the thin film transistor layer is located on the substrate 112 and includes a plurality of thin film transistors.
  • Each of the thin film transistors includes: a buffer layer 116 on the substrate 112; an active region on the buffer layer 116, and the active region includes a channel region 120 and The source region 122 and the drain region 124 located on both sides of the channel region 120; the gate dielectric layer 130, the gate dielectric layer 130 covers the active region; the gate metal layer 140, the gate metal layer 140 covers the gate dielectric layer 130 located above the active region; an interlayer dielectric layer 150, which covers the gate metal layer 140; a source and drain metal layer, where the source and drain metal layer is located On the interlayer dielectric layer 150; a planarization layer 170, the planarization layer 170 covers the source and drain metal layers and the interlayer dielectric layer 150.
  • the light emitting structure is located on the thin film transistor layer.
  • the light emitting structure includes an anode 182, a pixel defining layer 190, a light emitting material layer 184, and a cathode 186.
  • the anode 182 is located on the planarization layer 170 and is electrically connected to the source/drain metal layer 160 through through holes; the pixel definition layer 190 is located on the planarization layer 172 and has the anode exposed.
  • the luminescent material layer 184 is located on the anode 182; the cathode 186 covers the luminescent material layer 184.
  • FIG. 2 is a schematic cross-sectional view of a display panel in a specific embodiment of the present invention
  • FIG. 3 is a top view of partial wiring of the display panel in a specific embodiment of the present invention.
  • the display panel is an organic light emitting diode (OLED) display panel.
  • OLED organic light emitting diode
  • the display panel may also be a liquid crystal display panel or other types of display panels.
  • the display panel includes a substrate 112, a thin film transistor layer, and a light emitting structure.
  • the substrate 112 may be a rigid substrate or a flexible substrate.
  • the rigid substrate includes glass, metal, etc.
  • the flexible substrate may be various polymers, such as polyimide.
  • the thin film transistor layer is located on the substrate 112 and includes a plurality of thin film transistors.
  • the thin film transistors include a buffer layer 116, a first active region 12, a second active region 126, a gate dielectric layer 130, and a gate electrode.
  • the first active region 12 and the second active region 126 are electrically insulated.
  • the first active region 12 covers the buffer layer 116 located above the first metal layer 114, and the first active region 12 includes a channel region 120 and source regions 122 located on both sides of the channel region 120 And drain area 124.
  • the second active region 126 is arranged adjacent to the first active region 12, and the second active region 126 is located under the drain metal layer 162.
  • the projection of the second active region 126 on the buffer layer 116 covers the projection of the drain metal layer 162 on the buffer layer 116.
  • the shape and area of the second active region 126 are the same as the drain metal layer 162.
  • This arrangement has two advantages. On the one hand, since the second active region 126 and the drain region metal layer 162 have the same shape, they can be formed by the same mask, thereby reducing production costs. On the other hand, the positions and shapes of the second active region 126 and the drain region metal layer 162 are corresponding, and the projections of the two on the buffer layer 116 coincide to realize the position of the through hole for electrical connection between the two It can be set arbitrarily according to the actual situation, which is convenient for process realization.
  • FIG. 3 is a top view of a partial wiring of a display panel in a specific embodiment of the present invention.
  • the area A where the second active region 126 is located in FIG. 2 is a corresponding cross-sectional view of the area A in FIG. 3.
  • the plurality of thin film transistors are distributed in an array, including at least one row of thin film transistors arranged in a first direction and at least one column of thin film transistors arranged in a second direction.
  • the second active regions 126 in the plurality of thin film transistors in the same row are electrically connected, and the second active regions 126 in the plurality of thin film transistors in the same column are electrically insulated.
  • the thin film transistor in another embodiment of the present invention, in order to further reduce the resistance of the source metal layer 164 and the drain metal layer 162, the thin film transistor is also provided with a first metal layer 114 and a second metal layer. 118.
  • the first metal layer 114 and the second metal layer 118 are located on the substrate 112. In this embodiment, the first metal layer 114 and the second metal layer 118 are electrically insulated.
  • the projection of the first metal layer 114 on the buffer layer 116 covers the projection of the active area on the buffer layer 116.
  • the area of the first metal layer 114 is greater than or equal to the sum of the area of the active region and the area of the source metal layer 164. This arrangement enables the source metal layer 164 to be electrically connected to the first metal layer 114 through the through hole, thereby increasing the area of the source metal layer 164, thereby reducing the resistance of the source metal layer 164 .
  • the projection of the second metal layer 118 on the buffer layer 116 covers the projection of the drain metal layer 162 on the buffer layer 116.
  • the shape and area of the second metal layer 118 are the same as the drain metal layer 162.
  • This arrangement has two advantages. On the one hand, since the second metal layer 118 and the drain metal layer 162 have the same shape, they can be formed by the same mask, thereby reducing production costs. On the other hand, the positions and shapes of the second metal layer 118 and the drain metal layer 162 correspond to each other, and the projections of the two on the buffer layer 116 overlap, so that the position of the through hole for electrical connection between the two can be Arbitrarily set according to the actual situation to facilitate process realization.
  • the first metal layer 114 and the second metal layer 118 are light-shielding metal layers.
  • the light-shielding metal layer can effectively prevent external light from entering the active area, and effectively inhibit the electronic transition in the active area.
  • the light-shielding metal layer can greatly enhance the stability of the thin film transistor.
  • the surfaces of the first metal layer 114 and the second metal layer 118 adjacent to the substrate 112 have uniformly distributed diffuse reflection structures, and the diffuse reflection structures may be granular frosted surfaces.
  • the surface of the light shielding metal layer adjacent to the substrate 112 has a uniformly undulating wavy structure.
  • the diffuse reflection structure and the wave-shaped structure can diverge and absorb light, and further enhance the light shielding effect of the first metal layer 114 and the second metal layer 118.
  • the source region metal layer 164 is located on the interlayer dielectric layer 150 and is electrically connected to the source region 122 through via holes.
  • the drain region metal layer 162 is located on the interlayer dielectric layer 150 and is electrically connected to the drain region 124 and the second active region 142 through via holes.
  • planarization layer 170 covers the source metal layer 164, the drain metal layer 162, and the interlayer dielectric layer 150.
  • the light emitting structure is located on the thin film transistor layer.
  • the light emitting structure includes an anode 182, a pixel defining layer 190, a light emitting material layer 184, and a cathode 186.
  • the anode 182 is located on the planarization layer 170 and is electrically connected to the source/drain metal layer 160 through through holes; the pixel definition layer 190 is located on the planarization layer 172 and has the anode exposed.
  • the luminescent material layer 184 is located on the anode 182; the cathode 186 covers the luminescent material layer 184.
  • the projection of the light-emitting material layer on the substrate 112 is different from the first active region 12 and the second active region 126. coincide.
  • the present invention also provides an electronic device, which includes the display panel as described above.
  • a first active region and a second active region are arranged in the buffer layer of the thin film transistor, and the second active region is connected to the source region wiring layer through the through hole, which effectively increases The area of the metal trace reduces the resistance of the signal line, thereby effectively avoiding the voltage drop on the signal line.
  • the present invention also provides a first metal layer and a second metal layer located below the first active region and the second active region.
  • the first metal layer and the second metal layer are light-shielding metal layers, which can prevent external light from entering the active area while further reducing the resistance of the signal line, thereby avoiding threshold voltage drift.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种显示面板和电子设备。所述显示面板多个薄膜晶体管，所述薄膜晶体管包括第一有源区（12）和第二有源区（126）、栅极介质层（130）、栅极金属层（140）、源区金属层（164）和漏区金属层（162）。所述第一有源区（12）包括沟道区（120）、源区（122）和漏区（124）；所述源区金属层（164）通过通孔与所述源区（122）电连接，所述漏区金属层（162）通过通孔与所述漏区（124）和所述第二有源区（126）电连接。

Description

显示面板和电子设备 技术领域
本发明涉及电子显示领域，尤其涉及一种显示面板和电子设备。
 背景技术
为了减小电容耦合的对系统阻抗的影响，显示面板的薄膜晶体管层通常采用顶栅型薄膜晶体管，以减小信号线的负载。
 技术问题
对于大尺寸或超大尺寸的显示器，信号线的电阻变的无法忽略。该电阻会消耗电源电压，导致显示面板的亮度不均。因此，有必要提出一种能够消除信号线压降的薄膜晶体管结构。
 技术解决方案
本发明提供一种显示面板和电子设备，能够有效的降低显示面板中的信号线的电阻。
为解决上述问题，本发明提供了一种显示面板，其显示面板包括：
基板；
薄膜晶体管层，所述薄膜晶体管层位于所述基板上；
发光结构，所述发光结构位于所述薄膜晶体管层上；其中，
所述薄膜晶体管层包括多个薄膜晶体管，所述薄膜晶体管包括：
缓冲层，所述缓冲层位于所述基板上；
第一有源区和第二有源区，所述第一有源区和第二有源区位于所述基板上，所述第一有源区包括沟道区和位于所述沟道区两侧的源区和漏区；
栅极介质层，所述栅极介质层覆盖所述第一有源区；
栅极金属层，所述栅极金属层覆盖位于所述第一有源区上方的栅极介质层；
层间介质层，所述层间介质层覆盖所述栅极金属层；
源区金属层，所述源区金属层位于所述层间介质层上，并且通过通孔与所述源区电连接；
漏区金属层，所述漏区金属层位于所述层间介质层上，并且通过通孔与所述漏区和所述第二有源区电连接；
平坦化层，所述平坦化层覆盖所述源区金属层、漏区金属层和层间介质层。
根据本发明的其中一个方面，所述发光结构包括发光材料层，所述发光材料层在所述基板上的投影与所述第一有源区和第二有源区不重合。
根据本发明的其中一个方面，所述第一有源区和第二有源区之间电绝缘。
根据本发明的其中一个方面，所述多个薄膜晶体管呈阵列状分布，包括沿第一方向排列的至少一行薄膜晶体管和沿第二方向排列的至少一列薄膜晶体管；其中，
同一行的多个薄膜晶体管中的第二有源区电连接，同一列中的多个薄膜晶体管中的第二有源区电绝缘。
根据本发明的其中一个方面，所述显示面板还包括第一金属层和第二金属层，所述第一金属层和第二金属层位于所述基板和所述缓冲层之间，所述第一金属层和第二金属层之间电绝缘。
根据本发明的其中一个方面，所述第一金属层和第二金属层为遮光金属层。
根据本发明的其中一个方面，所述第一金属层在所述缓冲层上的投影覆盖所述第一有源区在所述缓冲层上的投影，第二金属层在所述缓冲层上的投影覆盖所述第二有源区在所述缓冲层上的投影。
根据本发明的其中一个方面，所述遮光金属层与所述基板相邻的表面具有均匀分布的漫反射结构。
根据本发明的其中一个方面，所述遮光金属层与所述基板相邻的表面具有均匀起伏的波浪形结构。
相应的，本发明还提供了一种电子设备，其包括显示面板，所述显示面板包括：
基板；
薄膜晶体管层，所述薄膜晶体管层位于所述基板上；
发光结构，所述发光结构位于所述薄膜晶体管层上；其中，
所述薄膜晶体管层包括多个薄膜晶体管，所述薄膜晶体管包括：
缓冲层，所述缓冲层位于所述基板上；
第一有源区和第二有源区，所述第一有源区和第二有源区位于所述基板上，所述第一有源区包括沟道区和位于所述沟道区两侧的源区和漏区；
栅极介质层，所述栅极介质层覆盖所述第一有源区；
栅极金属层，所述栅极金属层覆盖位于所述第一有源区上方的栅极介质层；
层间介质层，所述层间介质层覆盖所述栅极金属层；
源区金属层，所述源区金属层位于所述层间介质层上，并且通过通孔与所述源区电连接；
漏区金属层，所述漏区金属层位于所述层间介质层上，并且通过通孔与所述漏区和所述第二有源区电连接；
平坦化层，所述平坦化层覆盖所述源区金属层、漏区金属层和层间介质层。
根据本发明的其中一个方面，所述发光结构包括发光材料层，所述发光材料层在所述基板上的投影与所述第一有源区和第二有源区不重合。
根据本发明的其中一个方面，所述第一有源区和第二有源区之间电绝缘。
根据本发明的其中一个方面，所述多个薄膜晶体管呈阵列状分布，包括沿第一方向排列的至少一行薄膜晶体管和沿第二方向排列的至少一列薄膜晶体管；其中，
同一行的多个薄膜晶体管中的第二有源区电连接，同一列中的多个薄膜晶体管中的第二有源区电绝缘。
根据本发明的其中一个方面，所述显示面板还包括第一金属层和第二金属层，所述第一金属层和第二金属层位于所述基板和所述缓冲层之间，所述第一金属层和第二金属层之间电绝缘。
根据本发明的其中一个方面，所述第一金属层和第二金属层为遮光金属层。
根据本发明的其中一个方面，所述第一金属层在所述缓冲层上的投影覆盖所述第一有源区在所述缓冲层上的投影，第二金属层在所述缓冲层上的投影覆盖所述第二有源区在所述缓冲层上的投影。
根据本发明的其中一个方面，所述遮光金属层与所述基板相邻的表面具有均匀分布的漫反射结构。
根据本发明的其中一个方面，所述遮光金属层与所述基板相邻的表面具有均匀起伏的波浪形结构。
 有益效果
本发明在薄膜晶体管中的缓冲层中设置了第一有源区和第二有源区，所述第二有源区通过通孔与所述源区走线层，有效的增大了金属走线的面积，减小了信号线的电阻，从而有效的避免了信号线上的压降。同时，本发明还提供了位于所述第一有源区和第二有源区下方第一金属层和第二金属层。所述第一金属层和第二金属层为遮光金属层，能够在进一步减小信号线电阻的同事避免外界光线射入有源区，从而避免阈值电压漂移。
 附图说明
图1为现有技术中的显示面板的示意性剖面图；
图2为本发明的一个具体实施例中的显示面板的示意性剖面图；
图3为本发明的一个具体实施例中的显示面板的局部走线的俯视图；
图4为本发明的另一个具体实施例中的显示面板的示意性剖面图。
 本发明的实施方式
以下各实施例的说明是参考附加的图示，用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语，例如[上]、[下]、[前]、[后]、[左]、[右]、[内]、[外]、[侧面]等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本发明，而非用以限制本发明。在图中，结构相似的单元是用以相同标号表示。
首先对现有技术进行简要说明。参见图1，图1为现有技术中的显示面板的示意性剖面图。所述显示面板包括：基板112、薄膜晶体管层和发光结构。
所述薄膜晶体管层位于所述基板112上，包括多个薄膜晶体管。每一个所述薄膜晶体管包括：缓冲层116，所述缓冲层116位于所述基板112上；有源区，所述有源区位于缓冲层116上，所述有源区包括沟道区120和位于所述沟道区120两侧的源区122和漏区124；栅极介质层130，所述栅极介质层130覆盖所述有源区；栅极金属层140，所述栅极金属层140覆盖位于所述有源区上方的栅极介质层130；层间介质层150，所述层间介质层150覆盖所述栅极金属层140；源漏金属层，所述源漏金属层位于所述层间介质层150上；平坦化层170，所述平坦化层170覆盖所述源漏金属层和层间介质层150。
所述发光结构位于所述薄膜晶体管层上。所述发光结构包括阳极182、像素定义层190、发光材料层184和阴极186。
所述阳极182位于所述平坦化层170上，并通过通孔与所述源漏金属层160电连接；所述像素定义层190位于所述平坦化层172上，并具有暴露出所述阳极182的通孔；所述发光材料层184位于所述阳极182上；所述阴极186覆盖所述发光材料层184。
参见图1，在现有技术中，对于大尺寸或超大尺寸的显示器，源漏金属层的电阻变的无法忽略。该电阻会消耗电源电压，导致显示面板的亮度不均。
针对上述问题，本发明提供一种显示面板和电子设备，能够有效的降低显示面板中的信号线的电阻。参见图2和图3，图2为本发明的一个具体实施例中的显示面板的示意性剖面图，图3为本发明的一个具体实施例中的显示面板的局部走线的俯视图。
在本实施例中，所述显示面板为有机发光二极管（organiclightemittingdiode, OLED）显示面板。在本发明的其他实施例中，所述显示面板也可以是液晶显示面板或其他类型的显示面板。
参见图2，所述显示面板包括：基板112、薄膜晶体管层和发光结构。
所述基板112可以是刚性基板或柔性基板。刚性基板包括玻璃、金属等，柔性基板可以是各种聚合物，例如聚酰亚胺。
所述薄膜晶体管层位于所述基板112上，包括多个薄膜晶体管，所述薄膜晶体管包括：缓冲层116、第一有源区12、第二有源区126、栅极介质层130、栅极金属层140、层间介质层150、源区金属层164、漏区金属层162、平坦化层170。
在本实施例中，所述第一有源区12和第二有源区126之间电绝缘。
所述第一有源区12覆盖位于所述第一金属层114上方的缓冲层116，所述第一有源区12包括沟道区120和位于所述沟道区120两侧的源区122和漏区124。
所述第二有源区126与所述第一有源区12相邻设置，并且所述第二有源区126位于所述漏区金属层162下方。
所述第二有源区126在所述缓冲层116上的投影覆盖所述漏区金属层162在所述缓冲层116上的投影。优选的，所述第二有源区126的形状和面积与所述漏区金属层162相同。这样设置有两个好处，一方面，由于所述第二有源区126和所述漏区金属层162具有相同的形状，则二者可以通过同一块掩膜版形成，从而降低生产成本。另一方面，所述第二有源区126和所述漏区金属层162的位置和形状对应，二者在所述缓冲层116上的投影重合，实现二者之间电连接的通孔位置可以根据实际任意设置，便于工艺实现。
参见图3，图3为本发明的一个具体实施例中的显示面板的局部走线的俯视图。图2中所述第二有源区126所在的A区域为图3中的A区域的对应剖面图。如图3所示，在本实施例中，所述多个薄膜晶体管呈阵列状分布，包括沿第一方向排列的至少一行薄膜晶体管和沿第二方向排列的至少一列薄膜晶体管。同一行的多个薄膜晶体管中的第二有源区126电连接，同一列中的多个薄膜晶体管中的第二有源区126电绝缘。
参见图4，在本发明的另一个实施例中，为了进一步减小源区金属层164和漏区金属层162的电阻，所述薄膜晶体管中还设置了第一金属层114和第二金属层118。所述第一金属层114和第二金属层118位于所述基板112上。在本实施例中，所述第一金属层114和第二金属层118之间电绝缘。
所述第一金属层114在所述缓冲层116上的投影覆盖所述有源区在所述缓冲层116上的投影。优选的，所述第一金属层114的面积大于或等于所述有源区的面积和所述源区金属层164的面积之和。这样设置能够使所述源区金属层164能够通过通孔与所述第一金属层114电连接，从而增大所述源区金属层164的面积，从而降低所述源区金属层164的电阻。
所述第二金属层118在所述缓冲层116上的投影覆盖所述漏区金属层162在所述缓冲层116上的投影。优选的，所述第二金属层118的形状和面积与所述漏区金属层162相同。这样设置有两个好处，一方面，由于所述第二金属层118和所述漏区金属层162具有相同的形状，则二者可以通过同一块掩膜版形成，从而降低生产成本。另一方面，所述第二金属层118和所述漏区金属层162的位置和形状对应，二者在所述缓冲层116上的投影重合，实现二者之间电连接的通孔位置可以根据实际任意设置，便于工艺实现。
在本实施例中，所述第一金属层114和第二金属层118为遮光金属层。遮光金属层能够有效的避免外界的光线进入有源区，有效的抑制了有源区的电子跃迁。对于非晶硅薄膜晶体管，遮光金属层能够极大地增强薄膜晶体管的稳定性。
优选的，所述第一金属层114和第二金属层118与所述基板112相邻的表面具有均匀分布的漫反射结构，漫反射结构可以是颗粒状的磨砂表面。在其他实施例中，优选的，所述遮光金属层与所述基板112相邻的表面具有均匀起伏的波浪形结构。所述漫反射结构和波浪形结构能够对光线进行发散和吸收，进一步增强第一金属层114和第二金属层118的遮光效果。
在本实施例中，如图2所示，所述源区金属层164位于所述层间介质层150上，并且通过通孔与所述源区122电连接。所述漏区金属层162位于所述层间介质层150上，并且通过通孔与所述漏区124和所述第二有源区142电连接。
在本实施例中，所述平坦化层170覆盖所述源区金属层164、漏区金属层162和层间介质层150。
在本实施例中，所述发光结构位于所述薄膜晶体管层上。所述发光结构包括阳极182、像素定义层190、发光材料层184和阴极186。所述阳极182位于所述平坦化层170上，并通过通孔与所述源漏金属层160电连接；所述像素定义层190位于所述平坦化层172上，并具有暴露出所述阳极182的通孔；所述发光材料层184位于所述阳极182上；所述阴极186覆盖所述发光材料层184。
在本实施例中，为了避免金属走线影响所述显示面板的发光效果，所述发光材料层在所述基板112上的投影与所述第一有源区12和第二有源区126不重合。
相应的，本发明还提供了一种电子设备，其包括如前所述的显示面板。
本发明在所述薄膜晶体管中的缓冲层中设置了第一有源区和第二有源区，所述第二有源区通过通孔与所述源区走线层，有效的增大了金属走线的面积，减小了信号线的电阻，从而有效的避免了信号线上的压降。同时，本发明还提供了位于所述第一有源区和第二有源区下方第一金属层和第二金属层。所述第一金属层和第二金属层为遮光金属层，能够在进一步减小信号线电阻的同事避免外界光线射入有源区，从而避免阈值电压漂移。
综上所述，虽然本发明已以优选实施例揭露如上，但上述优选实施例并非用以限制本发明，本领域的普通技术人员，在不脱离本发明的精神和范围内，均可作各种更动与润饰，因此本发明的保护范围以权利要求界定的范围为准。

Claims (18)

  1. 一种显示面板，其中，所述显示面板包括：
    基板；
    薄膜晶体管层，所述薄膜晶体管层位于所述基板上；
    发光结构，所述发光结构位于所述薄膜晶体管层上；其中，
    所述薄膜晶体管层包括多个薄膜晶体管，所述薄膜晶体管包括：
    缓冲层，所述缓冲层位于所述基板上；
    第一有源区和第二有源区，所述第一有源区和第二有源区位于所述基板上，所述第一有源区包括沟道区和位于所述沟道区两侧的源区和漏区；
    栅极介质层，所述栅极介质层覆盖所述第一有源区；
    栅极金属层，所述栅极金属层覆盖位于所述第一有源区上方的栅极介质层；
    层间介质层，所述层间介质层覆盖所述栅极金属层；
    源区金属层，所述源区金属层位于所述层间介质层上，并且通过通孔与所述源区电连接；
    漏区金属层，所述漏区金属层位于所述层间介质层上，并且通过通孔与所述漏区和所述第二有源区电连接；
    平坦化层，所述平坦化层覆盖所述源区金属层、漏区金属层和层间介质层。
  2. 根据权利要求1所述的显示面板，其中，所述发光结构包括发光材料层，所述发光材料层在所述基板上的投影与所述第一有源区和第二有源区不重合。
  3. 根据权利要求1所述的显示面板，其中，所述第一有源区和第二有源区之间电绝缘。
  4. 根据权利要求1所述的显示面板，其中，所述多个薄膜晶体管呈阵列状分布，包括沿第一方向排列的至少一行薄膜晶体管和沿第二方向排列的至少一列薄膜晶体管；其中，
    同一行的多个薄膜晶体管中的第二有源区电连接，同一列中的多个薄膜晶体管中的第二有源区电绝缘。
  5. 根据权利要求1所述的显示面板，其中，所述显示面板还包括第一金属层和第二金属层，所述第一金属层和第二金属层位于所述基板和所述缓冲层之间，所述第一金属层和第二金属层之间电绝缘。
  6. 根据权利要求5所述的显示面板，其中，所述第一金属层和第二金属层为遮光金属层。
  7. 根据权利要求5所述的显示面板，其中，所述第一金属层在所述缓冲层上的投影覆盖所述第一有源区在所述缓冲层上的投影，第二金属层在所述缓冲层上的投影覆盖所述第二有源区在所述缓冲层上的投影。
  8. 根据权利要求6所述的显示面板，其中，所述遮光金属层与所述基板相邻的表面具有均匀分布的漫反射结构。
  9. 根据权利要求8所述的显示面板，其中，所述遮光金属层与所述基板相邻的表面具有均匀起伏的波浪形结构。
  10. 一种电子设备，其中，所述电子设备包括权利显示面板，所述显示面板包括：
    基板；
    薄膜晶体管层，所述薄膜晶体管层位于所述基板上；
    发光结构，所述发光结构位于所述薄膜晶体管层上；其中，
    所述薄膜晶体管层包括多个薄膜晶体管，所述薄膜晶体管包括：
    缓冲层，所述缓冲层位于所述基板上；
    第一有源区和第二有源区，所述第一有源区和第二有源区位于所述基板上，所述第一有源区包括沟道区和位于所述沟道区两侧的源区和漏区；
    栅极介质层，所述栅极介质层覆盖所述第一有源区；
    栅极金属层，所述栅极金属层覆盖位于所述第一有源区上方的栅极介质层；
    层间介质层，所述层间介质层覆盖所述栅极金属层；
    源区金属层，所述源区金属层位于所述层间介质层上，并且通过通孔与所述源区电连接；
    漏区金属层，所述漏区金属层位于所述层间介质层上，并且通过通孔与所述漏区和所述第二有源区电连接；
    平坦化层，所述平坦化层覆盖所述源区金属层、漏区金属层和层间介质层。
  11. 根据权利要求10所述的电子设备，其中，所述发光结构包括发光材料层，所述发光材料层在所述基板上的投影与所述第一有源区和第二有源区不重合。
  12. 根据权利要求10所述的电子设备，其中，所述第一有源区和第二有源区之间电绝缘。
  13. 根据权利要求10所述的电子设备，其中，所述多个薄膜晶体管呈阵列状分布，包括沿第一方向排列的至少一行薄膜晶体管和沿第二方向排列的至少一列薄膜晶体管；其中，
    同一行的多个薄膜晶体管中的第二有源区电连接，同一列中的多个薄膜晶体管中的第二有源区电绝缘。
  14. 根据权利要求10所述的电子设备，其中，所述显示面板还包括第一金属层和第二金属层，所述第一金属层和第二金属层位于所述基板和所述缓冲层之间，所述第一金属层和第二金属层之间电绝缘。
  15. 根据权利要求14所述的电子设备，其中，所述第一金属层和第二金属层为遮光金属层。
  16. 根据权利要求14所述的电子设备，其中，所述第一金属层在所述缓冲层上的投影覆盖所述第一有源区在所述缓冲层上的投影，第二金属层在所述缓冲层上的投影覆盖所述第二有源区在所述缓冲层上的投影。
  17. 根据权利要求15所述的电子设备，其中，所述遮光金属层与所述基板相邻的表面具有均匀分布的漫反射结构。
  18. 根据权利要求17所述的电子设备，其中，所述遮光金属层与所述基板相邻的表面具有均匀起伏的波浪形结构。
PCT/CN2019/085525 2019-04-09 2019-05-05 显示面板和电子设备 WO2020206772A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910279042.6 2019-04-09
CN201910279042.6A CN110071146B (zh) 2019-04-09 2019-04-09 显示面板和电子设备

Publications (1)

Publication Number Publication Date
WO2020206772A1 true WO2020206772A1 (zh) 2020-10-15

Family

ID=67367141

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/085525 WO2020206772A1 (zh) 2019-04-09 2019-05-05 显示面板和电子设备

Country Status (2)

Country Link
CN (1) CN110071146B (zh)
WO (1) WO2020206772A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110854137B (zh) * 2019-11-22 2022-12-02 京东方科技集团股份有限公司 显示面板、阵列基板及其制造方法
CN113497076A (zh) * 2020-04-01 2021-10-12 深圳市柔宇科技有限公司 显示面板及电子设备

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101083261A (zh) * 2006-06-02 2007-12-05 三星Sdi株式会社 有机发光显示器以及制造方法
CN103887328A (zh) * 2012-12-21 2014-06-25 厦门天马微电子有限公司 薄膜晶体管阵列基板、液晶显示装置及制造方法
CN104538399A (zh) * 2014-10-31 2015-04-22 厦门天马微电子有限公司 一种ltps阵列基板及其制造方法
CN108122928A (zh) * 2016-11-30 2018-06-05 乐金显示有限公司 包括多类型薄膜晶体管的有机发光显示装置
CN109273404A (zh) * 2017-07-12 2019-01-25 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示面板、显示装置
CN109300917A (zh) * 2018-09-30 2019-02-01 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示面板
CN109545836A (zh) * 2018-12-13 2019-03-29 武汉华星光电半导体显示技术有限公司 一种oled显示装置及其制作方法
CN109585300A (zh) * 2018-12-17 2019-04-05 合肥鑫晟光电科技有限公司 薄膜晶体管及制备方法、像素结构、阵列基板和显示面板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100243912B1 (ko) * 1997-01-07 2000-02-01 구본준 액정표시장치 및 그 제조방법
TW586144B (en) * 2002-11-15 2004-05-01 Toppoly Optoelectronics Corp Method of forming a liquid crystal display
KR20180040185A (ko) * 2016-10-11 2018-04-20 삼성디스플레이 주식회사 표시 장치

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101083261A (zh) * 2006-06-02 2007-12-05 三星Sdi株式会社 有机发光显示器以及制造方法
CN103887328A (zh) * 2012-12-21 2014-06-25 厦门天马微电子有限公司 薄膜晶体管阵列基板、液晶显示装置及制造方法
CN104538399A (zh) * 2014-10-31 2015-04-22 厦门天马微电子有限公司 一种ltps阵列基板及其制造方法
CN108122928A (zh) * 2016-11-30 2018-06-05 乐金显示有限公司 包括多类型薄膜晶体管的有机发光显示装置
CN109273404A (zh) * 2017-07-12 2019-01-25 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示面板、显示装置
CN109300917A (zh) * 2018-09-30 2019-02-01 京东方科技集团股份有限公司 一种阵列基板及其制备方法、显示面板
CN109545836A (zh) * 2018-12-13 2019-03-29 武汉华星光电半导体显示技术有限公司 一种oled显示装置及其制作方法
CN109585300A (zh) * 2018-12-17 2019-04-05 合肥鑫晟光电科技有限公司 薄膜晶体管及制备方法、像素结构、阵列基板和显示面板

Also Published As

Publication number Publication date
CN110071146A (zh) 2019-07-30
CN110071146B (zh) 2021-02-02

Similar Documents

Publication Publication Date Title
USRE49596E1 (en) Flexible display device and method for manufacturing the same
WO2020206737A1 (zh) 显示面板和电子设备
US10700147B2 (en) Array substrate, organic light emitting display panel and organic light emitting display device
WO2019227806A1 (zh) Tft阵列基板及液晶显示面板
US11282914B2 (en) Organic light-emitting diode display panel and display device
TWI478128B (zh) 發光二極體顯示面板
WO2020172966A1 (zh) 一种oled阵列基板及oled显示装置
WO2020133714A1 (zh) 显示面板及显示模组、电子装置
US11165038B2 (en) Display module and electronic device with auxiliary electrode layer on cathode layer
CN114843313A (zh) 阵列基板、显示面板
WO2020037757A1 (zh) 柔性显示装置及其制造方法
WO2020155239A1 (zh) 显示面板
KR20160047133A (ko) 유기 발광 표시 장치
WO2021031364A1 (zh) 一种显示面板及其制作方法、显示装置
US11195890B2 (en) Display panel comprising gate metal layer electrically connected to metal connection region via through hole and method of manufacturing same
WO2020206772A1 (zh) 显示面板和电子设备
WO2020206751A1 (zh) 显示面板、显示模组及制作方法
WO2016029542A1 (zh) 阵列基板及显示装置
US20210384466A1 (en) Display panel, method of manufacturing the same and display device
US11244994B2 (en) Thin film transistor array substrate and organic light emitting diode panel
WO2021072781A1 (zh) 显示面板
WO2020206740A1 (zh) 显示面板和电子设备
KR20150001068A (ko) 유기전계발광 표시장치
WO2020237731A1 (zh) 阵列基板及其制作方法与显示装置
WO2021248453A1 (zh) 显示面板及其制作方法和显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19923888

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19923888

Country of ref document: EP

Kind code of ref document: A1