WO2019214090A1 - Demux显示面板及oled显示器 - Google Patents

Demux显示面板及oled显示器 Download PDF

Info

Publication number
WO2019214090A1
WO2019214090A1 PCT/CN2018/097842 CN2018097842W WO2019214090A1 WO 2019214090 A1 WO2019214090 A1 WO 2019214090A1 CN 2018097842 W CN2018097842 W CN 2018097842W WO 2019214090 A1 WO2019214090 A1 WO 2019214090A1
Authority
WO
WIPO (PCT)
Prior art keywords
thin film
film transistor
demux
control signal
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/097842
Other languages
English (en)
French (fr)
Inventor
曾勉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to US16/319,340 priority Critical patent/US11176893B2/en
Publication of WO2019214090A1 publication Critical patent/WO2019214090A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0452—Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery

Definitions

  • the present invention relates to the field of liquid crystal display, and in particular to a DEMUX display panel and an OLED display.
  • AMOLED technology is one of the key development directions of flexible display.
  • the basic driving circuit of AMOLED is 2T1C, which includes a switching thin film transistor, a driving thin film transistor and a storage capacitor.
  • the DEMUX circuit and the timing of the existing design may have a problem that the data signal cannot be normally written, resulting in abnormal display of the screen.
  • An object of the embodiments of the present invention is to provide a DEMUX display panel and an OLED display, which have the beneficial effects of avoiding abnormality of the screen display.
  • An embodiment of the present invention provides a DEMUX display panel, including:
  • An array substrate comprising a plurality of first data lines and a plurality of scan lines staggered with each other and a pixel area formed in an interlaced area of the first data line and the scan line, wherein each pixel area is correspondingly formed with a sub-pixel;
  • each DEMUX switch comprising at least one data signal input port, at least two data signal output ports, at least two first control signal input ports, and a second control signal input port, the data signal input port and Corresponding second data lines are connected, and the at least two data signal output ports are respectively connected to the at least two sub-pixels through the corresponding first data lines;
  • a first control signal generating circuit correspondingly connected to the at least two first control signal input ports for generating a first control signal and transmitting the first control signal to the corresponding first control signal input port, so that the DEMUX switch will The data signal is sent to the corresponding sub-pixel through the corresponding data signal output port;
  • a second control signal generating circuit coupled to the second control signal input port for generating a second control signal and transmitting the second control signal to the DEMUX switch before scanning a sub-pixel of each row , the DEMUX switch outputs a reset signal to the first data line of the corresponding row through each of the data signal output ports;
  • the DEMUX switch comprises at least two first switching tubes and at least two second switching tubes;
  • An input end of the first switch tube is connected to a corresponding second data line, and an output end of the first switch tube is connected to a corresponding first data line and a corresponding sub-pixel, and each of the first switch tubes
  • the gates are all connected to the first control signal generating circuit
  • each of the first switch tubes are respectively connected to the input ends of the second switch tubes, and the output ends of each of the first switch tubes are respectively connected to the output ends of the corresponding second switch tubes,
  • the gates of the at least two second switching tubes are connected as a second control signal input port;
  • Each of the DEMUX switches has two data signal output ports, and the two data signal output ports are respectively connected to two sub-pixels of different colors.
  • the first switching transistor and the second switching transistor are both N-type field effect thin film transistors.
  • the two sub-pixels of different colors are respectively a red sub-pixel and a green sub-pixel, or the sub-pixels of the two different colors are a blue sub-pixel and a green sub-pixel, respectively.
  • the DEMUX switch before each scan line is connected to the scan signal, the DEMUX switch outputs a reset signal to the second data line of the corresponding row through the respective data signal output ports as a low level signal. .
  • each of the DEMUX switches has four data signal output ports, and the four data signal output ports are respectively associated with one red sub-pixel, one blue sub-pixel, and two green sub-pixels. connection.
  • each of the DEMUX switches has three data signal output ports, and the two data signal output ports are respectively connected to three sub-pixels of different colors.
  • each of the sub-pixels includes a first thin film transistor, a second thin film transistor, a third thin film transistor, a fourth thin film transistor, a fifth thin film transistor, a sixth thin film transistor, a seventh thin film transistor, an organic light emitting diode, and a storage capacitor;
  • An input end of the fourth thin film transistor and the seventh thin film transistor are connected to and connected to a voltage Vi, and an output end of the fourth thin film transistor is respectively connected to one end of the storage capacitor, a gate of the first thin film transistor, and a gate
  • the input terminals of the third thin film transistor are connected, and the gates of the fourth thin film transistor and the seventh thin film transistor are respectively connected to scan lines of an nth-1th row, and outputs of the fourth thin film transistor and the seventh thin film transistor An end is connected to one end of the organic light emitting diode and an output end of the sixth thin film transistor, and the other end of the storage capacitor is connected to an input end of the fifth thin film transistor and is connected to a voltage VDD, the fifth film An output end of the transistor, an output end of the second thin film transistor, and an input end of the first thin film transistor, an output end of the first thin film transistor and an output end of the third thin film transistor, and the sixth An input end of the thin film transistor is connected, a gate of the fifth thin film transistor is connected
  • the embodiment of the invention further provides a DEMUX display panel, comprising:
  • An array substrate comprising a plurality of first data lines and a plurality of scan lines staggered with each other and a pixel area formed in an interlaced area of the first data line and the scan line, wherein each pixel area is correspondingly formed with a sub-pixel;
  • each DEMUX switch comprising at least one data signal input port, at least two data signal output ports, at least two first control signal input ports, and a second control signal input port, the data signal input port and Corresponding second data lines are connected, and the at least two data signal output ports are respectively connected to the at least two sub-pixels through the corresponding first data lines;
  • a first control signal generating circuit correspondingly connected to the at least two first control signal input ports for generating a first control signal and transmitting the first control signal to the corresponding first control signal input port, so that the DEMUX switch will The data signal is sent to the corresponding sub-pixel through the corresponding data signal output port;
  • a second control signal generating circuit coupled to the second control signal input port for generating a second control signal and transmitting the second control signal to the DEMUX switch before scanning a sub-pixel of each row And causing the DEMUX switch to output a reset signal to the first data line of the corresponding row through each of the data signal output ports.
  • the DEMUX switch includes at least two first switching tubes and at least two second switching tubes;
  • An input end of the first switch tube is connected to a corresponding second data line, and an output end of the first switch tube is connected to a corresponding first data line and a corresponding sub-pixel, and each of the first switch tubes
  • the gates are all connected to the first control signal generating circuit
  • each of the first switch tubes are respectively connected to the input ends of the second switch tubes, and the output ends of each of the first switch tubes are respectively connected to the output ends of the corresponding second switch tubes,
  • the gates of the at least two second switching transistors are connected as a second control signal input port.
  • the first switching transistor and the second switching transistor are both N-type field effect thin film transistors.
  • each of the DEMUX switches has two data signal output ports, and the two data signal output ports are respectively connected to two sub-pixels of different colors.
  • the two sub-pixels of different colors are respectively a red sub-pixel and a green sub-pixel, or the sub-pixels of the two different colors are a blue sub-pixel and a green sub-pixel, respectively.
  • the DEMUX switch before each scan line is connected to the scan signal, the DEMUX switch outputs a reset signal to the second data line of the corresponding row through the respective data signal output ports as a low level signal. .
  • each of the DEMUX switches has four data signal output ports, and the four data signal output ports are respectively associated with one red sub-pixel, one blue sub-pixel, and two green sub-pixels. connection.
  • each of the DEMUX switches has three data signal output ports, and the two data signal output ports are respectively connected to three sub-pixels of different colors.
  • each of the sub-pixels includes a first thin film transistor, a second thin film transistor, a third thin film transistor, a fourth thin film transistor, a fifth thin film transistor, a sixth thin film transistor, a seventh thin film transistor, an organic light emitting diode, and a storage capacitor;
  • An input end of the fourth thin film transistor and the seventh thin film transistor are connected to and connected to a voltage Vi, and an output end of the fourth thin film transistor is respectively connected to one end of the storage capacitor, a gate of the first thin film transistor, and a gate
  • the input terminals of the third thin film transistor are connected, and the gates of the fourth thin film transistor and the seventh thin film transistor are respectively connected to scan lines of an nth-1th row, and outputs of the fourth thin film transistor and the seventh thin film transistor An end is connected to one end of the organic light emitting diode and an output end of the sixth thin film transistor, and the other end of the storage capacitor is connected to an input end of the fifth thin film transistor and is connected to a voltage VDD, the fifth film An output end of the transistor, an output end of the second thin film transistor, and an input end of the first thin film transistor, an output end of the first thin film transistor and an output end of the third thin film transistor, and the sixth An input end of the thin film transistor is connected, a gate of the fifth thin film transistor is connected
  • An OLED display comprising a DEMUX display panel, the DEMUX panel comprising:
  • An array substrate comprising a plurality of first data lines and a plurality of scan lines staggered with each other and a pixel area formed in an interlaced area of the first data line and the scan line, wherein each pixel area is correspondingly formed with a sub-pixel;
  • each DEMUX switch comprising at least one data signal input port, at least two data signal output ports, at least two first control signal input ports, and a second control signal input port, the data signal input port and Corresponding second data lines are connected, and the at least two data signal output ports are respectively connected to the at least two sub-pixels through the corresponding first data lines;
  • a first control signal generating circuit correspondingly connected to the at least two first control signal input ports for generating a first control signal and transmitting the first control signal to the corresponding first control signal input port, so that the DEMUX switch will The data signal is sent to the corresponding sub-pixel through the corresponding data signal output port;
  • a second control signal generating circuit coupled to the second control signal input port for generating a second control signal and transmitting the second control signal to the DEMUX switch before scanning a sub-pixel of each row And causing the DEMUX switch to output a reset signal to the first data line of the corresponding row through each of the data signal output ports.
  • the DEMUX switch includes at least two first switching tubes and at least two second switching tubes;
  • An input end of the first switch tube is connected to a corresponding second data line, and an output end of the first switch tube is connected to a corresponding first data line and a corresponding sub-pixel, and each of the first switch tubes
  • the gates are all connected to the first control signal generating circuit
  • each of the first switch tubes are respectively connected to the input ends of the second switch tubes, and the output ends of each of the first switch tubes are respectively connected to the output ends of the corresponding second switch tubes,
  • the gates of the at least two second switching transistors are connected as a second control signal input port.
  • the first switching transistor and the second switching transistor are both N-type field effect thin film transistors.
  • each of the DEMUX switches has two data signal output ports, and the two data signal output ports are respectively connected to two sub-pixels of different colors.
  • the present invention passes through a second control signal generating circuit connected to the second control signal input port for generating a second control signal and scanning the second control before scanning each sub-pixel of the row Sending a signal to the DEMUX switch, so that the DEMUX switch outputs a reset signal to the first data line of the corresponding row through each data signal output port, thereby realizing resetting the corresponding first data line before charging the sub-pixel, Therefore, the problem that the signal potential of the first data line of the row of the previous row is higher than the signal potential of the first data line of the row of the row, and the data signal of the first data line of the row cannot be written is solved.
  • the screen shows the beneficial effects of the exception.
  • FIG. 1 is a schematic structural diagram of a DEMUX display panel in some embodiments of the present invention.
  • FIG. 2 is another schematic structural diagram of a DEMUX display panel in some embodiments of the present invention.
  • FIG. 3 is a schematic structural diagram of a sub-pixel of a DEMUX display panel according to some embodiments of the present invention.
  • FIG. 4 is a timing chart of driving of a DEMUX display panel in the embodiment shown in FIG. 1 of the present invention.
  • FIG. 5 is a timing chart of driving of the DEMUX display panel in the embodiment shown in FIG. 2 of the present invention.
  • first and second are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated.
  • features defining “first” or “second” may include one or more of the described features either explicitly or implicitly.
  • the meaning of "a plurality” is two or more unless specifically and specifically defined otherwise.
  • connection In the description of the present invention, it should be noted that the terms “installation”, “connected”, and “connected” are to be understood broadly, and may be fixed or detachable, for example, unless otherwise explicitly defined and defined. Connected, or integrally connected; may be mechanically connected, may be electrically connected or may communicate with each other; may be directly connected, or may be indirectly connected through an intermediate medium, may be internal communication of two elements or interaction of two elements relationship.
  • Connected, or integrally connected may be mechanically connected, may be electrically connected or may communicate with each other; may be directly connected, or may be indirectly connected through an intermediate medium, may be internal communication of two elements or interaction of two elements relationship.
  • the specific meanings of the above terms in the present invention can be understood on a case-by-case basis.
  • the first feature "on” or “under” the second feature may include direct contact of the first and second features, and may also include first and second features, unless otherwise specifically defined and defined. It is not in direct contact but through additional features between them.
  • the first feature "above”, “above” and “above” the second feature includes the first feature directly above and above the second feature, or merely indicating that the first feature level is higher than the second feature.
  • the first feature “below”, “below” and “below” the second feature includes the first feature directly below and below the second feature, or merely the first feature level being less than the second feature.
  • FIG. 1 is a circuit schematic diagram of a DEMUX display panel according to some embodiments of the present invention.
  • the DEMUX display panel includes: an array substrate 10, a DEMUX switch 20, a first control signal generating circuit 30, and a second control signal generation. Circuit 40.
  • the array substrate 10 includes a plurality of first data lines 11 and a plurality of scan lines 12 staggered with each other and a pixel area formed in an interlaced area of the first data lines 11 and the scan lines 12, and each pixel area is formed correspondingly. Pixel. For example, red sub-pixels, blue sub-pixels, and green sub-pixels.
  • Each DEMUX switch 20 includes at least one data signal input port, at least two data signal output ports, at least two first control signal input ports, and a second control signal input port.
  • the data signal input port is connected to the corresponding second data line 13 to access the data signal, and the at least two data signal output ports are respectively connected to the at least two sub-pixels through the first data line 11.
  • the first control signal generating circuit 30 is configured to generate a first control signal, which is correspondingly connected to the at least two first control signal input ports through at least two scan lines 12 for generating a first control signal and the first control signal Sending to the corresponding first control signal input port, so that the DEMUX switch sends the data signal to the corresponding sub-pixel through the corresponding data signal output port.
  • the second control signal generating circuit 40 is configured to generate a second control signal that is coupled to the second control signal input port. For generating a second control signal and transmitting the second control signal to the DEMUX switch 20 before scanning the sub-pixels of each row, so that the DEMUX switch 20 respectively outputs a reset signal to the corresponding row through the respective data signal output ports.
  • the first data line to reset the first data line.
  • the reset signal is a low level signal.
  • the DEMUX switch 20 includes at least two first switching tubes T1 and at least two second switching tubes T2.
  • the number of the first switch tube T1 and the second switch tube T2 is the same.
  • the first switching transistor T1 and the second switching transistor T2 are both N-type field effect thin film transistors.
  • the input end of the first switch tube T1 is connected to the corresponding second data line 13.
  • the output end of the first switch tube T1 is connected with the corresponding first data line 11 and the corresponding sub-pixel, and each of the first switch tubes T1
  • the gates are all connected to the first control signal generating circuit.
  • An input end of each of the first switch tubes T1 is respectively connected to an input end of a second switch tube T2, and an output end of each of the first switch tubes T1 is respectively connected to an output end of the corresponding second switch tube T2, the at least two The gate of the second switching transistor T2 is connected as a second control signal input port.
  • the DEMUX switch 20 includes two first switch tubes T1 and two second switch tubes T2.
  • each DEMUX switch 20 has two data signal output ports, which are respectively connected to two sub-pixels of different colors.
  • the two sub-pixels of different colors are respectively a red sub-pixel and a green sub-pixel, or the sub-pixels of the two different colors are a blue sub-pixel and a green sub-pixel, respectively.
  • each DEMUX switch 20 has four data signal output ports.
  • the DEMUX switch 20 includes four first switching tubes T1 and four second switching tubes T2.
  • the type of the DEMUX display panel is an RGBG type display panel, and the four data signal output ports are respectively connected to one red sub-pixel, one blue sub-pixel and two green sub-pixels.
  • each DEMUX switch has three data signal output ports that are respectively coupled to three sub-pixels of different colors.
  • each sub-pixel includes a first thin film transistor Q1, a second thin film transistor Q2, a third thin film transistor Q3, a fourth thin film transistor Q4, a fifth thin film transistor Q5, and a sixth.
  • the first thin film transistor Q1, the second thin film transistor Q2, the third thin film transistor Q3, the fourth thin film transistor Q4, the fifth thin film transistor Q5, the sixth thin film transistor Q6, and the seventh thin film transistor Q7 are all N-type field effect transistors. Of course, it is not limited to this.
  • the input ends of the fourth thin film transistor Q4 and the seventh thin film transistor Q7 are connected to and connected to a voltage Vi, and the output ends of the fourth thin film transistor Q4 are respectively connected to one end of the storage capacitor Cst and the first thin film transistor.
  • a gate of Q1 and an input end of the third thin film transistor Q3 are connected, and gates of the fourth thin film transistor Q4 and the seventh thin film transistor Q7 are respectively connected to a scan line of an n-1th row
  • the fourth An output end of the thin film transistor Q4 and the seventh thin film transistor Q7 is connected to one end of the organic light emitting diode D and an output end of the sixth thin film transistor Q6, and the other end of the storage capacitor Cst and the fifth thin film transistor Q5
  • the input terminal is connected to the voltage VDD, the output terminal of the fifth thin film transistor Q5, the output end of the second thin film transistor Q2, and the input end of the first thin film transistor Q1 are connected, the first thin film transistor An output end of the Q1 is connected to an output end
  • FIG. 4 is a voltage timing diagram of the embodiment corresponding to FIG. 1.
  • the Mux-reset signal is turned on for a period of time.
  • the second data line is connected to the low potential signal.
  • the reset operation of the potential on the associated first data line is performed before the row of sub-pixel charging.
  • the Mux-EN1 and Mux-EN2 signals are sequentially turned on, and the potentials of the actual data signals of the sub-pixels of the row are respectively written; at the same time, the Scan signal is also turned on, and two pixels corresponding to Data of the row are simultaneously performed. Charging of pixels.
  • FIG. 5 is a voltage timing diagram of the embodiment corresponding to FIG. 2.
  • the Mux-reset signal is turned on for a period of time.
  • the second data line is connected to the low potential signal.
  • a reset operation of the potential on the associated first data line is performed prior to the sub-pixel charging of the row.
  • the Mux-EN1, Mux-EN2, Mux-EN3, and Mux-EN4 signals are sequentially turned on, and the potentials of the actual data signals of the sub-pixels of the row are respectively written; at the same time, the Scan signal is also turned on, and the row is simultaneously performed. Charging of 4 sub-pixels of the pixel corresponding to the first data line.
  • the present invention also provides an OLED display comprising the DEMUX display panel of any of the above embodiments.
  • the present invention passes through a second control signal generating circuit connected to the second control signal input port for generating a second control signal and scanning the second control before scanning each sub-pixel of the row Sending a signal to the DEMUX switch, so that the DEMUX switch outputs a reset signal to the first data line of the corresponding row through each data signal output port, thereby realizing resetting the corresponding first data line before charging the sub-pixel, Therefore, the problem that the signal potential of the first data line of the row of the previous row is higher than the signal potential of the first data line of the row of the row, and the data signal of the first data line of the row cannot be written is solved.
  • the screen shows the beneficial effects of the exception.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

本发明提供了一种DEMUX显示面板，包括：阵列基板；多个DEMUX开关；第二控制信号产生电路，其与第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给DEMUX开关，使得DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线。

Description

DEMUX显示面板及OLED显示器 技术领域
本发明涉及液晶显示领域，具体涉及一种DEMUX显示面板及OLED显示器。
 背景技术
OLED色域广、对比度高、节能、可折叠性，因而在新世代显示器中具有强有力的竞争力。AMOLED技术是柔性显示重点发展方向之一。 AMOLED的基本驱动电路是2T1C，包括一个开关薄膜晶体管、一个驱动薄膜晶体管和一个存储电容。
然而，现有的OLED面板中，现有设计的DEMUX电路以及时序会有数据信号不能正常写入从而导致画面显示异常的问题。
因此，现有技术存在缺陷，急需改进。
 技术问题
本发明实施例的目的是提供一种DEMUX显示面板及OLED显示器，具有避免画面显示异常的有益效果。
 技术解决方案
本发明实施例提供一种DEMUX显示面板，包括：
阵列基板，其包括彼此交错的多条第一数据线和多条扫描线以及形成在所述第一数据线和扫描线交错区域的像素区域，各个像素区域对应形成有亚像素；
多个DEMUX开关，每一DEMUX开关包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口，所述数据信号输入端口与对应的第二数据线连接，所述至少两个数据信号输出端口分别通过对应的第一数据线与至少两个亚像素连接；
第一控制信号产生电路，其与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素；
第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线；
其中，所述DEMUX开关包括至少两个第一开关管以及至少两个第二开关管；
所述第一开关管的输入端与对应的第二数据线连接，所述第一开关管的输出端与对应的第一数据线与对应的亚像素连接，每一所述第一开关管的栅极均与所述第一控制信号产生电路连接；
每一所述第一开关管的输入端分别与一所述第二开关管的输入端连接，每一所述第一开关管的输出端分别与对应第二开关管的输出端连接，所述至少两个第二开关管的栅极连接作为第二控制信号输入端口；
所述每一DEMUX开关具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。
在本发明所述的DEMUX显示面板中，所述第一开关管和所述第二开关管均为N型场效应薄膜晶体管。
在本发明所述的DEMUX显示面板中，该两个不同颜色的亚像素分别为红色亚像素和绿色亚像素，或者该两个不同颜色的亚像素分别为蓝色色亚像素和绿色亚像素。
在本发明所述的DEMUX显示面板中，在每行扫描线接入扫描信号之前，所述DEMUX开关通过各个数据信号输出端口分别输出给对应行的第二数据线的复位信号为低电平信号。
在本发明所述的DEMUX显示面板中，所述每一DEMUX开关具有四个数据信号输出端口，该四个数据信号输出端口分别与一个红色亚像素、一个蓝色亚像素以及两个绿色亚像素连接。
在本发明所述的DEMUX显示面板中，所述每一DEMUX开关具有三个数据信号输出端口，该两个数据信号输出端口分别与三个不同颜色的亚像素连接。
在本发明所述的DEMUX显示面板中，每一所述亚像素均分别包括第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第七薄膜晶体管、有机发光二极管以及存储电容；
所述第四薄膜晶体管以及第七薄膜晶体管的输入端连接并接入电压Vi，所述第四薄膜晶体管的输出端分别与所述存储电容的一端、所述第一薄膜晶体管的栅极以及所述第三薄膜晶体管的输入端连接，所述第四薄膜晶体管以及第七薄膜晶体管的栅极分别与一第n-1行的扫描线连接，所述第四薄膜晶体管以及第七薄膜晶体管的输出端与所述有机发光二极管的一端以及所述第六薄膜晶体管的输出端连接，所述存储电容的另一端与所述第五薄膜晶体管的输入端连接并接入电压VDD，所述第五薄膜晶体管的输出端、所述第二薄膜晶体管的输出端以及所述第一薄膜晶体管的输入端连接，所述第一薄膜晶体管的输出端与所述第三薄膜晶体管的输出端以及所述第六薄膜晶体管的输入端连接，所述第五薄膜晶体管的栅极与所述第六薄膜晶体管的栅极连接，所述第二薄膜晶体管的栅极与所述第三薄膜晶体管的栅极连接并与第N行的扫描线连接，所述第二薄膜晶体管的输入端与数据线连接。
本发明实施例还提供一种DEMUX显示面板，包括：
阵列基板，其包括彼此交错的多条第一数据线和多条扫描线以及形成在所述第一数据线和扫描线交错区域的像素区域，各个像素区域对应形成有亚像素；
多个DEMUX开关，每一DEMUX开关包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口，所述数据信号输入端口与对应的第二数据线连接，所述至少两个数据信号输出端口分别通过对应的第一数据线与至少两个亚像素连接；
第一控制信号产生电路，其与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素；
第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线。
在本发明所述的DEMUX显示面板中，所述DEMUX开关包括至少两个第一开关管以及至少两个第二开关管；
所述第一开关管的输入端与对应的第二数据线连接，所述第一开关管的输出端与对应的第一数据线与对应的亚像素连接，每一所述第一开关管的栅极均与所述第一控制信号产生电路连接；
每一所述第一开关管的输入端分别与一所述第二开关管的输入端连接，每一所述第一开关管的输出端分别与对应第二开关管的输出端连接，所述至少两个第二开关管的栅极连接作为第二控制信号输入端口。
在本发明所述的DEMUX显示面板中，所述第一开关管和所述第二开关管均为N型场效应薄膜晶体管。
在本发明所述的DEMUX显示面板中，所述每一DEMUX开关具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。
在本发明所述的DEMUX显示面板中，该两个不同颜色的亚像素分别为红色亚像素和绿色亚像素，或者该两个不同颜色的亚像素分别为蓝色色亚像素和绿色亚像素。
在本发明所述的DEMUX显示面板中，在每行扫描线接入扫描信号之前，所述DEMUX开关通过各个数据信号输出端口分别输出给对应行的第二数据线的复位信号为低电平信号。
在本发明所述的DEMUX显示面板中，所述每一DEMUX开关具有四个数据信号输出端口，该四个数据信号输出端口分别与一个红色亚像素、一个蓝色亚像素以及两个绿色亚像素连接。
在本发明所述的DEMUX显示面板中，所述每一DEMUX开关具有三个数据信号输出端口，该两个数据信号输出端口分别与三个不同颜色的亚像素连接。
在本发明所述的DEMUX显示面板中，每一所述亚像素均分别包括第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第七薄膜晶体管、有机发光二极管以及存储电容；
所述第四薄膜晶体管以及第七薄膜晶体管的输入端连接并接入电压Vi，所述第四薄膜晶体管的输出端分别与所述存储电容的一端、所述第一薄膜晶体管的栅极以及所述第三薄膜晶体管的输入端连接，所述第四薄膜晶体管以及第七薄膜晶体管的栅极分别与一第n-1行的扫描线连接，所述第四薄膜晶体管以及第七薄膜晶体管的输出端与所述有机发光二极管的一端以及所述第六薄膜晶体管的输出端连接，所述存储电容的另一端与所述第五薄膜晶体管的输入端连接并接入电压VDD，所述第五薄膜晶体管的输出端、所述第二薄膜晶体管的输出端以及所述第一薄膜晶体管的输入端连接，所述第一薄膜晶体管的输出端与所述第三薄膜晶体管的输出端以及所述第六薄膜晶体管的输入端连接，所述第五薄膜晶体管的栅极与所述第六薄膜晶体管的栅极连接，所述第二薄膜晶体管的栅极与所述第三薄膜晶体管的栅极连接并与第N行的扫描线连接，所述第二薄膜晶体管的输入端与数据线连接。
一种OLED显示器，其包括DEMUX显示面板，所述DEMUX面板包括：
阵列基板，其包括彼此交错的多条第一数据线和多条扫描线以及形成在所述第一数据线和扫描线交错区域的像素区域，各个像素区域对应形成有亚像素；
多个DEMUX开关，每一DEMUX开关包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口，所述数据信号输入端口与对应的第二数据线连接，所述至少两个数据信号输出端口分别通过对应的第一数据线与至少两个亚像素连接；
第一控制信号产生电路，其与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素；
第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线。
在本发明所述的OLED显示器中，所述DEMUX开关包括至少两个第一开关管以及至少两个第二开关管；
所述第一开关管的输入端与对应的第二数据线连接，所述第一开关管的输出端与对应的第一数据线与对应的亚像素连接，每一所述第一开关管的栅极均与所述第一控制信号产生电路连接；
每一所述第一开关管的输入端分别与一所述第二开关管的输入端连接，每一所述第一开关管的输出端分别与对应第二开关管的输出端连接，所述至少两个第二开关管的栅极连接作为第二控制信号输入端口。
在本发明所述的OLED显示器中，所述第一开关管和所述第二开关管均为N型场效应薄膜晶体管。
在本发明所述的OLED显示器中，所述每一DEMUX开关具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。
 有益效果
由上可知，本发明通过第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线，从而实现在对亚像素充电前对对应的第一数据线进行复位，从而解决由于上一行的第一数据线的信号电位高于此行的此行的第一数据线的信号电位，而导致该行的第一数据线的数据信号将无法写入的问题，具有避免画面显示异常的有益效果。
 附图说明
为了更清楚地说明本发明实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本发明一些实施例中的DEMUX显示面板的一种结构示意图。
图2为本发明一些实施例中的DEMUX显示面板的另一种结构示意图。
图3为本发明一些实施例中的DEMUX显示面板的亚像素的结构示意图。
图4为本发明图1所示实施例中的DEMUX显示面板的驱动时序图。
图5为本发明图2所示实施例中的DEMUX显示面板的驱动时序图。
 本发明的最佳实施方式
下面详细描述本发明的实施方式，所述实施方式的示例在附图中示出，其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施方式是示例性的，仅用于解释本发明，而不能理解为对本发明的限制。
在本发明的描述中，需要理解的是，术语“中心”、“纵向”、“横向”、“长度”、“宽度”、“厚度”、“上”、“下”、“前”、“后”、“左”、“右”、“竖直”、“水平”、“顶”、“底”、“内”、“外”、“顺时针”、“逆时针”等指示的方位或位置关系为基于附图所示的方位或位置关系，仅是为了便于描述本发明和简化描述，而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作，因此不能理解为对本发明的限制。此外，术语“第一”、“第二”仅用于描述目的，而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此，限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个所述特征。在本发明的描述中，“多个”的含义是两个或两个以上，除非另有明确具体的限定。
在本发明的描述中，需要说明的是，除非另有明确的规定和限定，术语“安装”、“相连”、“连接”应做广义理解，例如，可以是固定连接，也可以是可拆卸连接，或一体地连接；可以是机械连接，也可以是电连接或可以相互通讯；可以是直接相连，也可以通过中间媒介间接相连，可以是两个元件内部的连通或两个元件的相互作用关系。对于本领域的普通技术人员而言，可以根据具体情况理解上述术语在本发明中的具体含义。
在本发明中，除非另有明确的规定和限定，第一特征在第二特征之“上”或之“下”可以包括第一和第二特征直接接触，也可以包括第一和第二特征不是直接接触而是通过它们之间的另外的特征接触。而且，第一特征在第二特征“之上”、“上方”和“上面”包括第一特征在第二特征正上方和斜上方，或仅仅表示第一特征水平高度高于第二特征。第一特征在第二特征“之下”、“下方”和“下面”包括第一特征在第二特征正下方和斜下方，或仅仅表示第一特征水平高度小于第二特征。
下文的公开提供了许多不同的实施方式或例子用来实现本发明的不同结构。为了简化本发明的公开，下文中对特定例子的部件和设置进行描述。当然，它们仅仅为示例，并且目的不在于限制本发明。此外，本发明可以在不同例子中重复参考数字和/或参考字母，这种重复是为了简化和清楚的目的，其本身不指示所讨论各种实施方式和/或设置之间的关系。此外，本发明提供了的各种特定的工艺和材料的例子，但是本领域普通技术人员可以意识到其他工艺的应用和/或其他材料的使用。
请参阅图1，图1是本发明一些实施例中的DEMUX显示面板的电路原理图，该DEMUX显示面板包括：阵列基板10、DEMUX开关20、第一控制信号产生电路30以及第二控制信号产生电路40。
其中，该阵列基板10包括彼此交错的多条第一数据线11和多条扫描线12以及形成在所述第一数据线11和扫描线12交错区域的像素区域，各个像素区域对应形成有亚像素。例如，红色亚像素、蓝色亚像素以及绿色亚像素。
该每一DEMUX开关20包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口。其中，该数据信号输入端口与对应的第二数据线13连接以接入数据信号，该至少两个数据信号输出端口分别通过第一数据线11与至少两个亚像素连接。
该第一控制信号产生电路30用于产生第一控制信号，其通过至少两条扫描线12与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素。
第二控制信号产生电路40用于产生第二控制信号，其与所述第二控制信号输入端口连接。用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关20，使得DEMUX开关20通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线，以对该第一数据线进行复位。其中，该复位信号为低电平信号。
具体地，该DEMUX开关20包括至少两个第一开关管T1以及至少两个第二开关管T2。其中，该第一开关管T1和第二开关管T2的数量相同。该第一开关管T1和第二开关管T2均为N型场效应薄膜晶体管。
该第一开关管T1的输入端与对应的第二数据线13连接，该第一开关管T1的输出端与对应的第一数据线11与对应的亚像素连接，每一第一开关管T1的栅极均与第一控制信号产生电路连接。每一第一开关管T1的输入端分别与一第二开关管T2的输入端连接，每一第一开关管T1的输出端分别与对应第二开关管T2的输出端连接，该至少两个第二开关管T2的栅极连接作为第二控制信号输入端口。
在本实施例中，该DEMUX开关20包括两个第一开关管T1以及两个第二开关管T2。对应的，每一DEMUX开关20具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。该两个不同颜色的亚像素分别为红色亚像素和绿色亚像素，或者该两个不同颜色的亚像素分别为蓝色色亚像素和绿色亚像素。
请参照图2，在一些实施例中，每一DEMUX开关20具有四个数据信号输出端口。该DEMUX开关20包括四个第一开关管T1以及四个第二开关管T2。对应的，该DEMUX显示面板的类型为RGBG型显示面板，该四个数据信号输出端口分别与一个红色亚像素、一个蓝色亚像素以及两个绿色亚像素连接。
可以理解地，在一些实施例中，每一DEMUX开关具有三个数据信号输出端口，该两个数据信号输出端口分别与三个不同颜色的亚像素连接。
请参照图3，在一些实施例中，每一亚像素均分别包括第一薄膜晶体管Q1、第二薄膜晶体管Q2、第三薄膜晶体管Q3、第四薄膜晶体管Q4、第五薄膜晶体管Q5、第六薄膜晶体管Q6、第七薄膜晶体管Q7、有机发光二极管D以及存储电容Cst。第一薄膜晶体管Q1、第二薄膜晶体管Q2、第三薄膜晶体管Q3、第四薄膜晶体管Q4、第五薄膜晶体管Q5、第六薄膜晶体管Q6、第七薄膜晶体管Q7均为N型场效应晶体管。当然，其并不限于此。
其中，该第四薄膜晶体管Q4以及第七薄膜晶体管Q7的输入端连接并接入电压Vi，所述第四薄膜晶体管Q4的输出端分别与所述存储电容Cst的一端、所述第一薄膜晶体管Q1的栅极以及所述第三薄膜晶体管Q3的输入端连接，所述第四薄膜晶体管Q4以及第七薄膜晶体管Q7的栅极分别与一第n-1行的扫描线连接，所述第四薄膜晶体管Q4以及第七薄膜晶体管Q7的输出端与所述有机发光二极管D的一端以及所述第六薄膜晶体管Q6的输出端连接，所述存储电容Cst的另一端与所述第五薄膜晶体管Q5的输入端连接并接入电压VDD，所述第五薄膜晶体管Q5的输出端、所述第二薄膜晶体管Q2的输出端以及所述第一薄膜晶体管Q1的输入端连接，所述第一薄膜晶体管Q1的输出端与所述第三薄膜晶体管Q3的输出端以及所述第六薄膜晶体管Q6的输入端连接，所述第五薄膜晶体管Q5的栅极与所述第六薄膜晶体管Q6的栅极连接，所述第二薄膜晶体管Q2的栅极与所述第三薄膜晶体管Q3的栅极连接并与第N行的扫描线连接，所述第二薄膜晶体管Q2的输入端与数据线连接。
请参照图4，图4是图1对应的实施例的电压时序图，在每行scan信号开启之前，Mux-reset信号会开启一段时间，此时，第二数据线接入低电位信号。如此，进行在这行亚像素充电前，对其相关第一数据线上电位的进行复位操作。然后再依次打开Mux-EN1和Mux-EN2信号，分别写入此行亚像素的实际数据信号的电位；与此同时，Scan信号也在开启，同时进行此行像素的与Data相对应的两个像素的充电。
请参照图5，图5是图2对应的实施例的电压时序图，在每行scan信号开启之前，Mux-reset信号会开启一段时间，此时，第二数据线接入低电位信号。如此，进行在这行亚像素充电前，对其相关第一数据线上电位的一个复位操作。然后再依次打开Mux-EN1、Mux-EN2、Mux-EN3和Mux-EN4信号，分别写入此行亚像素的实际数据信号的电位；与此同时，Scan信号也在开启，同时进行此行亚像素的与该第一数据线相对应的4个亚像素的充电。
本发明还提供了一种OLED显示器，其包括上述任一实施例中的DEMUX显示面板。
由上可知，本发明通过第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线，从而实现在对亚像素充电前对对应的第一数据线进行复位，从而解决由于上一行的第一数据线的信号电位高于此行的此行的第一数据线的信号电位，而导致该行的第一数据线的数据信号将无法写入的问题，具有避免画面显示异常的有益效果。
以上对本发明实施例提供的DEMUX显示面板及OLED显示器进行了详细介绍，本文中应用了具体个例对本发明的原理及实施方式进行了阐述，以上实施例的说明只是用于帮助理解本发明。同时，对于本领域的技术人员，依据本发明的思想，在具体实施方式及应用范围上均会有改变之处，综上所述，本说明书内容不应理解为对本发明的限制。

Claims (20)

  1. 一种DEMUX显示面板，其包括：
    阵列基板，其包括彼此交错的多条第一数据线和多条扫描线以及形成在所述第一数据线和扫描线交错区域的像素区域，各个像素区域对应形成有亚像素；
    多个DEMUX开关，每一DEMUX开关包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口，所述数据信号输入端口与对应的第二数据线连接，所述至少两个数据信号输出端口分别通过对应的第一数据线与至少两个亚像素连接；
    第一控制信号产生电路，其与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素；
    第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线；
    其中，所述DEMUX开关包括至少两个第一开关管以及至少两个第二开关管；
    所述第一开关管的输入端与对应的第二数据线连接，所述第一开关管的输出端与对应的第一数据线与对应的亚像素连接，每一所述第一开关管的栅极均与所述第一控制信号产生电路连接；
    每一所述第一开关管的输入端分别与一所述第二开关管的输入端连接，每一所述第一开关管的输出端分别与对应第二开关管的输出端连接，所述至少两个第二开关管的栅极连接作为第二控制信号输入端口；
    所述每一DEMUX开关具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。
  2. 根据权利要求1所述的DEMUX显示面板，其中，所述第一开关管和所述第二开关管均为N型场效应薄膜晶体管。
  3. 根据权利要求1所述的DEMUX显示面板，其中，该两个不同颜色的亚像素分别为红色亚像素和绿色亚像素，或者该两个不同颜色的亚像素分别为蓝色色亚像素和绿色亚像素。
  4. 根据权利要求3所述的DEMUX显示面板，其中，在每行扫描线接入扫描信号之前，所述DEMUX开关通过各个数据信号输出端口分别输出给对应行的第二数据线的复位信号为低电平信号。
  5. 根据权利要求1所述的DEMUX显示面板，其中，所述每一DEMUX开关具有四个数据信号输出端口，该四个数据信号输出端口分别与一个红色亚像素、一个蓝色亚像素以及两个绿色亚像素连接。
  6. 根据权利要求1所述的DEMUX显示面板，其中，所述每一DEMUX开关具有三个数据信号输出端口，该两个数据信号输出端口分别与三个不同颜色的亚像素连接。
  7. 根据权利要求1所述的DEMUX显示面板，其中，每一所述亚像素均分别包括第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第七薄膜晶体管、有机发光二极管以及存储电容；
    所述第四薄膜晶体管以及第七薄膜晶体管的输入端连接并接入电压Vi，所述第四薄膜晶体管的输出端分别与所述存储电容的一端、所述第一薄膜晶体管的栅极以及所述第三薄膜晶体管的输入端连接，所述第四薄膜晶体管以及第七薄膜晶体管的栅极分别与一第n-1行的扫描线连接，所述第四薄膜晶体管以及第七薄膜晶体管的输出端与所述有机发光二极管的一端以及所述第六薄膜晶体管的输出端连接，所述存储电容的另一端与所述第五薄膜晶体管的输入端连接并接入电压VDD，所述第五薄膜晶体管的输出端、所述第二薄膜晶体管的输出端以及所述第一薄膜晶体管的输入端连接，所述第一薄膜晶体管的输出端与所述第三薄膜晶体管的输出端以及所述第六薄膜晶体管的输入端连接，所述第五薄膜晶体管的栅极与所述第六薄膜晶体管的栅极连接，所述第二薄膜晶体管的栅极与所述第三薄膜晶体管的栅极连接并与第N行的扫描线连接，所述第二薄膜晶体管的输入端与数据线连接。
  8. 一种DEMUX显示面板，其包括：
    阵列基板，其包括彼此交错的多条第一数据线和多条扫描线以及形成在所述第一数据线和扫描线交错区域的像素区域，各个像素区域对应形成有亚像素；
    多个DEMUX开关，每一DEMUX开关包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口，所述数据信号输入端口与对应的第二数据线连接，所述至少两个数据信号输出端口分别通过对应的第一数据线与至少两个亚像素连接；
    第一控制信号产生电路，其与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素；
    第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线。
  9. 根据权利要求8所述的DEMUX显示面板，其中，所述DEMUX开关包括至少两个第一开关管以及至少两个第二开关管；
    所述第一开关管的输入端与对应的第二数据线连接，所述第一开关管的输出端与对应的第一数据线与对应的亚像素连接，每一所述第一开关管的栅极均与所述第一控制信号产生电路连接；
    每一所述第一开关管的输入端分别与一所述第二开关管的输入端连接，每一所述第一开关管的输出端分别与对应第二开关管的输出端连接，所述至少两个第二开关管的栅极连接作为第二控制信号输入端口。
  10. 根据权利要求9所述的DEMUX显示面板，其中，所述第一开关管和所述第二开关管均为N型场效应薄膜晶体管。
  11. 根据权利要求8所述的DEMUX显示面板，其中，所述每一DEMUX开关具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。
  12. 根据权利要求11所述的DEMUX显示面板，其中，该两个不同颜色的亚像素分别为红色亚像素和绿色亚像素，或者该两个不同颜色的亚像素分别为蓝色色亚像素和绿色亚像素。
  13. 根据权利要求12所述的DEMUX显示面板，其中，在每行扫描线接入扫描信号之前，所述DEMUX开关通过各个数据信号输出端口分别输出给对应行的第二数据线的复位信号为低电平信号。
  14. 根据权利要求8所述的DEMUX显示面板，其中，所述每一DEMUX开关具有四个数据信号输出端口，该四个数据信号输出端口分别与一个红色亚像素、一个蓝色亚像素以及两个绿色亚像素连接。
  15. 根据权利要求8所述的DEMUX显示面板，其中，所述每一DEMUX开关具有三个数据信号输出端口，该两个数据信号输出端口分别与三个不同颜色的亚像素连接。
  16. 根据权利要求8所述的DEMUX显示面板，其中，每一所述亚像素均分别包括第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第七薄膜晶体管、有机发光二极管以及存储电容；
    所述第四薄膜晶体管以及第七薄膜晶体管的输入端连接并接入电压Vi，所述第四薄膜晶体管的输出端分别与所述存储电容的一端、所述第一薄膜晶体管的栅极以及所述第三薄膜晶体管的输入端连接，所述第四薄膜晶体管以及第七薄膜晶体管的栅极分别与一第n-1行的扫描线连接，所述第四薄膜晶体管以及第七薄膜晶体管的输出端与所述有机发光二极管的一端以及所述第六薄膜晶体管的输出端连接，所述存储电容的另一端与所述第五薄膜晶体管的输入端连接并接入电压VDD，所述第五薄膜晶体管的输出端、所述第二薄膜晶体管的输出端以及所述第一薄膜晶体管的输入端连接，所述第一薄膜晶体管的输出端与所述第三薄膜晶体管的输出端以及所述第六薄膜晶体管的输入端连接，所述第五薄膜晶体管的栅极与所述第六薄膜晶体管的栅极连接，所述第二薄膜晶体管的栅极与所述第三薄膜晶体管的栅极连接并与第N行的扫描线连接，所述第二薄膜晶体管的输入端与数据线连接。
  17. 一种OLED显示器，其包括DEMUX显示面板，所述DEMUX面板包括：
    阵列基板，其包括彼此交错的多条第一数据线和多条扫描线以及形成在所述第一数据线和扫描线交错区域的像素区域，各个像素区域对应形成有亚像素；
    多个DEMUX开关，每一DEMUX开关包括至少一个数据信号输入端口、至少两个数据信号输出端口、至少两个第一控制信号输入端口以及一第二控制信号输入端口，所述数据信号输入端口与对应的第二数据线连接，所述至少两个数据信号输出端口分别通过对应的第一数据线与至少两个亚像素连接；
    第一控制信号产生电路，其与至少两个第一控制信号输入端口对应连接，用于产生第一控制信号并将第一控制信号发送给对应的第一控制信号输入端口，以使得DEMUX开关将数据信号通过对应的数据信号输出端口发送给对应的亚像素；
    第二控制信号产生电路，其与所述第二控制信号输入端口连接，用于在对每一行的亚像素进行扫描前，产生第二控制信号并将该第二控制信号发送给所述DEMUX开关，使得所述DEMUX开关通过各个数据信号输出端口分别输出复位信号给对应行的第一数据线。
  18. 根据权利要求17所述的OLED显示器，其中，所述DEMUX开关包括至少两个第一开关管以及至少两个第二开关管；
    所述第一开关管的输入端与对应的第二数据线连接，所述第一开关管的输出端与对应的第一数据线与对应的亚像素连接，每一所述第一开关管的栅极均与所述第一控制信号产生电路连接；
    每一所述第一开关管的输入端分别与一所述第二开关管的输入端连接，每一所述第一开关管的输出端分别与对应第二开关管的输出端连接，所述至少两个第二开关管的栅极连接作为第二控制信号输入端口。
  19. 根据权利要求18所述的OLED显示器，其中，所述第一开关管和所述第二开关管均为N型场效应薄膜晶体管。
  20. 根据权利要求17所述的OLED显示器，其中，所述每一DEMUX开关具有两个数据信号输出端口，该两个数据信号输出端口分别与两个不同颜色的亚像素连接。
PCT/CN2018/097842 2018-05-10 2018-08-01 Demux显示面板及oled显示器 Ceased WO2019214090A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/319,340 US11176893B2 (en) 2018-05-10 2018-08-01 DEMUX display panel and OLED display

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810440975.4 2018-05-10
CN201810440975.4A CN108615504B (zh) 2018-05-10 2018-05-10 Demux显示面板及oled显示器

Publications (1)

Publication Number Publication Date
WO2019214090A1 true WO2019214090A1 (zh) 2019-11-14

Family

ID=63662750

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/097842 Ceased WO2019214090A1 (zh) 2018-05-10 2018-08-01 Demux显示面板及oled显示器

Country Status (3)

Country Link
US (1) US11176893B2 (zh)
CN (1) CN108615504B (zh)
WO (1) WO2019214090A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112651264A (zh) * 2019-10-10 2021-04-13 群创光电股份有限公司 电子装置
CN111063282A (zh) * 2019-11-27 2020-04-24 武汉华星光电半导体显示技术有限公司 显示面板的测试电路及oled显示器
CN111798800B (zh) * 2020-07-21 2022-05-20 合肥维信诺科技有限公司 驱动电路、驱动方法、显示面板与显示装置
CN112965306B (zh) * 2021-03-01 2022-02-18 惠科股份有限公司 显示面板和显示装置
KR20220161903A (ko) * 2021-05-31 2022-12-07 엘지디스플레이 주식회사 표시패널, 표시패널을 포함한 표시장치, 및 이를 이용한 개인 몰입형 시스템

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104575394A (zh) * 2015-02-03 2015-04-29 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
US20160071459A1 (en) * 2013-05-10 2016-03-10 Samsung Display Co., Ltd. Display device and method of driving the same
CN105469765A (zh) * 2016-01-04 2016-04-06 武汉华星光电技术有限公司 多路复用型显示驱动电路
CN106896547A (zh) * 2017-04-01 2017-06-27 武汉华星光电技术有限公司 一种液晶显示面板的驱动电路及液晶显示器
CN107863062A (zh) * 2017-11-30 2018-03-30 武汉天马微电子有限公司 一种显示面板控制方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100430100B1 (ko) * 1999-03-06 2004-05-03 엘지.필립스 엘시디 주식회사 액정표시장치의 구동방법
JP2006003752A (ja) * 2004-06-18 2006-01-05 Casio Comput Co Ltd 表示装置及びその駆動制御方法
KR100602361B1 (ko) * 2004-09-22 2006-07-19 삼성에스디아이 주식회사 디멀티플렉서 및 이를 이용한 발광 표시장치와 그의구동방법
KR100604060B1 (ko) * 2004-12-08 2006-07-24 삼성에스디아이 주식회사 발광 표시장치와 그의 구동방법
KR100784014B1 (ko) * 2006-04-17 2007-12-07 삼성에스디아이 주식회사 유기전계발광 표시장치 및 그의 구동방법
KR20110011940A (ko) * 2009-07-29 2011-02-09 삼성모바일디스플레이주식회사 유기전계발광 표시장치 및 그의 구동방법
KR101781137B1 (ko) * 2010-07-20 2017-09-25 삼성디스플레이 주식회사 유기전계발광 표시장치
CN102646389B (zh) * 2011-09-09 2014-07-23 京东方科技集团股份有限公司 Oled面板及oled面板驱动方法
KR102063130B1 (ko) 2013-04-16 2020-01-08 삼성디스플레이 주식회사 유기 발광 표시 장치
CN104616619B (zh) * 2014-12-26 2017-04-26 上海天马有机发光显示技术有限公司 阵列基板、显示面板及显示装置
CN106847181A (zh) * 2015-12-07 2017-06-13 上海和辉光电有限公司 对像素阵列的数据线进行预充电的装置及方法
CN106328058A (zh) * 2016-08-24 2017-01-11 武汉华星光电技术有限公司 像素电路的驱动方法
CN106898636B (zh) * 2017-04-27 2019-10-15 京东方科技集团股份有限公司 Oled显示面板以及使用oled显示面板进行指纹识别的方法
CN107680537B (zh) * 2017-11-21 2019-11-29 上海天马微电子有限公司 一种像素电路的驱动方法
KR102534678B1 (ko) * 2018-04-09 2023-05-22 삼성디스플레이 주식회사 표시 패널 및 이를 포함하는 표시 장치

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160071459A1 (en) * 2013-05-10 2016-03-10 Samsung Display Co., Ltd. Display device and method of driving the same
CN104575394A (zh) * 2015-02-03 2015-04-29 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN105469765A (zh) * 2016-01-04 2016-04-06 武汉华星光电技术有限公司 多路复用型显示驱动电路
CN106896547A (zh) * 2017-04-01 2017-06-27 武汉华星光电技术有限公司 一种液晶显示面板的驱动电路及液晶显示器
CN107863062A (zh) * 2017-11-30 2018-03-30 武汉天马微电子有限公司 一种显示面板控制方法

Also Published As

Publication number Publication date
CN108615504B (zh) 2020-11-03
US11176893B2 (en) 2021-11-16
CN108615504A (zh) 2018-10-02
US20200126489A1 (en) 2020-04-23

Similar Documents

Publication Publication Date Title
CN112687237B (zh) 显示面板及其显示控制方法、显示装置
CN111522161B (zh) 一种阵列基板、显示面板、显示装置及驱动方法
US11475831B2 (en) Display panel, method of driving display panel, and display device
WO2019214090A1 (zh) Demux显示面板及oled显示器
CN104751821B (zh) 显示面板及其驱动方法
CN113763874B (zh) 显示基板及显示装置
CN109285502B (zh) Oled显示面板
TWI658453B (zh) Display panel and display device
CN109427278B (zh) 显示面板及显示装置
US11551627B2 (en) Array substrate and liquid crystal display panel
CN106249489B (zh) 液晶显示器及其阵列基板
CN104361862A (zh) 阵列基板及其驱动方法、显示面板、显示装置
CN210837108U (zh) 显示面板和显示装置
CN104698637A (zh) 阵列基板、测试方法、显示面板及显示装置
CN113362762B (zh) 一种显示面板及其控制方法、显示装置
US10971091B2 (en) Array substrate, display panel and driving method thereof, and display device
CN106157896A (zh) 像素驱动电路、像素驱动方法、阵列基板和显示面板
CN210489212U (zh) 显示面板以及显示装置
WO2022267559A1 (zh) 一种显示基板和显示装置
CN111091772A (zh) 显示面板及显示装置
CN106783877B (zh) 阵列基板、显示面板及显示装置
US12183282B2 (en) Pixel driving circuit of a display panel, method for driving a display panel, and display device
CN113075826B (zh) 显示面板及显示装置
WO2020052126A1 (zh) 一种显示面板、显示面板的制造方法及显示装置
US11903284B2 (en) Pixel structure, display panel and display apparatus

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18917788

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18917788

Country of ref document: EP

Kind code of ref document: A1