WO2019072090A1 - Contact ic module pcb carrier, ic module made thereof and manufacturing process - Google Patents

Contact ic module pcb carrier, ic module made thereof and manufacturing process Download PDF

Info

Publication number
WO2019072090A1
WO2019072090A1 PCT/CN2018/107848 CN2018107848W WO2019072090A1 WO 2019072090 A1 WO2019072090 A1 WO 2019072090A1 CN 2018107848 W CN2018107848 W CN 2018107848W WO 2019072090 A1 WO2019072090 A1 WO 2019072090A1
Authority
WO
WIPO (PCT)
Prior art keywords
segment
circuit
carrier
termination point
integrated circuit
Prior art date
Application number
PCT/CN2018/107848
Other languages
French (fr)
Chinese (zh)
Inventor
吴小星
Original Assignee
爱创达应用卡工程有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 爱创达应用卡工程有限公司 filed Critical 爱创达应用卡工程有限公司
Publication of WO2019072090A1 publication Critical patent/WO2019072090A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components

Definitions

  • the invention relates to the field of a printed circuit board (PCB) printed circuit board (PCB) carrier board, and particularly relates to a contact IC module PCB carrier board, an IC module made thereof and a manufacturing method thereof. Process.
  • PCB printed circuit board
  • PCB printed circuit board
  • the contact IC module was born in the early 1990s and is a new technology developed in the world in recent years.
  • the contact IC module is the abbreviation of the integrated circuit module and is a breakthrough in the field of electronic devices.
  • contact IC modules are mainly used to produce financial IC cards for SIM, GSM, CDMA mobile phone communication, and also in various fields of production and life such as access control, transportation, social security, identity verification and electronic wallet.
  • the contact IC module itself is a passive body.
  • the signal sent by the reader is composed of two parts: a part is a power signal, and the signal is directly supplied to the chip power supply. The other part is to combine the data signal, the command chip to complete the data, modification and storage, and return to the reader.
  • the contact IC module PCB board process in the prior art is complicated, and after the field product is produced, since the conventional carrier board is a single-sided copper clad board, the back pad is fixed in position and dispersed in position, and the interval is long, in subsequent production. In the process of the process, the distance is long, the use of the gold wire is more, the efficiency is lower, and the cost is higher.
  • the present invention provides the following technical solutions.
  • the object of the present invention is to overcome the deficiencies of the prior art, and provide a contact type IC module PCB carrier board, an IC module manufactured thereby, and a manufacturing process.
  • an integrated circuit module printed circuit carrier comprising a substrate having opposing first and second major surfaces, the first major surface and the second major surface Each of the first main surface and the second main surface is electrically connected to each other by a layer of copper and a first electrical conductive segment and a second electrical conductive segment extending through the substrate, wherein the first a first circuit segment electrically conductive and a second circuit segment electrically conductive, a first end of the first circuit segment being connected to the first electrical conduction segment a second end of the first circuit segment terminates at a first termination point, a first end of the second circuit segment is coupled to the second electrical conduction segment, and a second end of the second circuit segment terminates a second termination point, and wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is more than the first electrical conduction section Near the center point of the substrate.
  • an integrated circuit module comprising a carrier, the carrier comprising a substrate having opposing first and second major surfaces, the first major surface and the The second main surface is covered with a layer of copper, and the first electrical conductive portion and the second electrical conductive portion penetrating the substrate are electrically connected to the first main surface and the second main surface.
  • the first main surface has an electrically conductive first circuit line segment and an electrically conductive second circuit line segment, and the first end of the first circuit segment is connected to the first electrical conduction segment And the second end of the first circuit segment terminates at a first termination point, the first end of the second circuit segment is connected to the second electrical conduction segment, and the second circuit segment is The two ends terminate at a second termination point, and wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is greater than the first electrical point
  • the conductive segment is closer to a center point of the substrate, and has at least a first solder joint and a second solder An integrated circuit chip of a contact, wherein the first solder joint of the integrated circuit wafer is electrically connected to the first termination point of the first circuit segment of the carrier, and the integrated circuit wafer The second solder joint is electrically connected to the second termination point of the second circuit segment of the carrier.
  • a method of fabricating an integrated circuit module printed circuit carrier comprising the steps of (a) providing a substrate having opposing first major surfaces and second major surfaces, said first The main surface is covered with a first layer of copper, and the second main surface is covered with a second layer of copper, (b) forming a first hole and a second hole penetrating the substrate, and (c) filling the first portion with copper a hole to form a first electrical conductive segment to electrically connect the first major surface and the second major surface, (d) filling the second hole with copper to form a second electrical conduction a segment electrically connecting the first major surface and the second major surface, and (e) forming a first circuit segment electrically conductive on the first major surface and a second circuit segment electrically conducting The first end of the first circuit segment is connected to the first electrical conduction segment, and the second end of the first circuit segment terminates at a first termination point, and the second circuit segment The first end of the second circuit segment is connected to the second
  • a method of fabricating an integrated circuit module comprising the steps of: (f) fabricating an integrated circuit module printed circuit carrier, comprising the steps of (a) providing a substrate having opposing first mains a surface and a second major surface, the first major surface is covered with a first layer of copper, and the second major surface is covered with a second layer of copper, (b) forming a first hole and a second hole through the substrate (c) filling the first hole with copper to form a first electrical conductive segment to electrically connect the first major surface and the second major surface, (d) filling the copper with the a second hole to form a second electrical conductive segment to electrically connect the first major surface and the second major surface, and (e) to form a first electrical circuit electrically conductive on the first major surface a second circuit segment of the line segment and the electrical conduction, wherein the first end of the first circuit segment is connected to the first electrical conduction segment, and the second end of the first circuit segment is terminated
  • the present invention has the following beneficial effects compared with the prior art: the manufacturing process of the contact type IC module PCB carrier board of the invention is relatively simple, and the invention replaces the traditional single-sided copper-clad board with the double-sided copper-clad board. Therefore, the circuit can also be designed on the back side, and the via hole and the pad are connected through the circuit, so that the pad can be concentratedly distributed to the position close to the solder joint of the wafer, thereby reducing the thread of the wire bonding process and greatly reducing the gold wire. The dosage greatly improves the efficiency, reduces the cost, and helps to improve the market competitiveness of the present invention.
  • FIG. 1 through 10 illustrate a method of fabricating a printed circuit board of a contact integrated circuit module in accordance with an embodiment of the present invention
  • Figure 11 shows a partial cutaway view of a contact integrated circuit module in accordance with one embodiment of the present invention
  • FIG. 12 through 16 illustrate a method of fabricating a contact integrated circuit module in accordance with one embodiment of the present invention.
  • a large FR4 two opposing major surfaces, which are covered with a layer of copper, are cut to a suitable working size for use as the substrate 12.
  • the opposite upper major surface 14a and lower surface 14b of the substrate 12 are also covered with a layer of copper.
  • the substrate 12 is also referred to herein as a "Flexible Circuit Board” (FCB).
  • FCB Flexible Circuit Board
  • at least two holes 16 penetrating the substrate 12 are formed on the substrate 12 (eg, by drilling).
  • the electroplating tank includes the following raw materials: 70 g per liter of copper sulfate, grams per litre, 50 PPM parts, and 5 ml per liter (millilitres per litre) ), electroplating tin, stannous sulfate 30 grams per liter (grams per litre), sulfuric acid 200 grams per liter (grams per litre), and tin light agent 20 milliliters per liter (millilitres per litre).
  • the holes 16 are filled with copper to form electrical conductive segments 18 that electrically connect the upper major surface 14a and the lower major surface 14b of the substrate 12.
  • the copper of some of the electrically conductive segments 18 protrudes above the copper of the major surfaces 14a, 14b of the substrate 12.
  • the copper of the copper layer protruding from the two main surfaces 14a, 14b of the substrate 12 is smoothed by the ceramic grinder 20 to flatten the two main surfaces 14a, 14b of the substrate 12, as shown in FIG. 6 is shown.
  • the photosensitive material is applied to the lower surface 14b of the substrate 12 to form a pre-designed wiring pattern using the working principle of the photographic film.
  • a copper layer is formed on the formed wiring pattern by electroplating chemistry, and excess copper is removed by the copper etching solution to obtain a final desired line.
  • the electroplating etching has an operating temperature of 0 ° C to 45 ° C and a time of approximately 2 hours.
  • the electroplating tank includes the following raw materials: tin-light agent 20 ml per liter (millilitres per litre), sulfuric acid 180 g per liter (grams per litre), copper light agent 5 ml per liter (millitres per litre), copper sulfate 70 g per liter (grams per litre), chlorides 50 PPM (parts per million), electroplated tin 30 g per liter (grams per litre), and stannous sulfate 30 g per gram (grams per litre); copper solution from copper chloride and ammonia Made by mixing.
  • the copper layers of the upper and lower main surfaces 14a, 14b of the substrate 12 are surface-treated, and then the upper and lower sides of the substrate 12 are passed by the method of Electroless Nickel Immersion Gold (ENIG).
  • ENIG Electroless Nickel Immersion Gold
  • a layer of nickel 22 and a layer of gold 24 are deposited on each of the copper layers of surfaces 14a, 14b.
  • the raw materials of the Shenjin tank include: 4.6 grams per litre of nickel ions, 100 ml per liter of gold opener (millitres per litre), 0.8 g per liter of gold salt, and 3 g of palladium ions. Per gram per litre.
  • the working temperature of the immersion gold is 0 ° C to 95 ° C, and the time is approximately 2 hours.
  • a nickel layer 22 is deposited over the copper layers of the upper and lower major surfaces 14a, 14b of the substrate 12, while a gold layer 24 is deposited over the nickel layer 22.
  • Figure 8 shows an integrated circuit module printed circuit carrier 25 made in accordance with the present invention having an upper major surface 27a having five exposed contact points A1, B1, C1 extending through the electrical conductive segments 18 of the carrier 25. , D1 and E1.
  • FIG. 9 shows the lower main surface 27b of the carrier 25 shown in FIG.
  • A1, B1, C1, D1 and E1 are exposed contact points on the lower main surface 27b of the five electrical penetration sections 18 of the through-board 25, respectively corresponding to the carrier 25 shown in FIG.
  • Contact points A1, B1, C1, D1 and E1 of the upper main surface 27a are exposed contact points on the lower main surface 27b of the five electrical penetration sections 18 of the through-board 25, respectively corresponding to the carrier 25 shown in FIG.
  • the contact point A1 is physically and electrically connected (for example, by soldering) to one of the circuit segments 26 of the line formed on the lower main surface 27b of the carrier 25, and the other end of the circuit segment 26 is terminated.
  • the contact point B1 is physically and electrically connected (eg, by soldering) to one of the circuit segments 28 of the line formed on the lower major surface 27b of the carrier 25, and the other end of the circuit segment 28 terminates at B2;
  • the point C1 is physically and electrically connected (for example, by soldering) to one of the circuit segments 30 of the line formed on the lower main surface 27b of the carrier 25, and the other end of the circuit segment 30 terminates at C2;
  • the contact point D1 is formed One of the circuit segments 32 of the line of the lower major surface 27b of the carrier 25 is physically and electrically connected (e.g., by soldering), the other end of the circuit segment 32 terminates at D2; and the contact point E1 is formed on the carrier One of the circuit segments 34 of the
  • the contact points A2, B2, C2, D2, and E2 are all located on the same side of the center point of the carrier 25. Taking FIG. 9 as an example, the contact points A2, B2, C2, D2, and E2 are both located on the left side of the center point of the carrier 25.
  • an integrated circuit (IC) chip 36 is mounted over the lower major surface 27b of the carrier 12 to form an integrated circuit module (IC module) 37, particularly a contact IC module, particularly suitable for For the production of SIM cards.
  • the integrated circuit chip 36 has five solder joints, which are electrically connected to the contact points A2, B2, C2, D2 and E2 by gold wires 38, respectively. Since the contact points A2, B2, C2, D2 and E2 are all located on the same side of the integrated circuit chip 36 (also on the same side of the center point of the lower main surface 27b of the carrier 27), especially on the left side, especially in the integrated circuit One side of the solder joint of the wafer 36, thereby reducing the overall length of the desired gold wire 38, thereby reducing cost.
  • FIG 10 shows another possible arrangement of the lower major surface 27b of the carrier 25 shown in Figure 8.
  • the contact point A1 is physically and electrically connected (for example, by soldering) to one of the circuit segments 40 of the line formed on the lower main surface 27b of the carrier 25, and the other end of the circuit segment 40 terminates at A2;
  • the contact point B1 and One of the circuit segments 42 formed on the line of the lower main surface 27b of the carrier 25 is physically and electrically connected (for example, by soldering), the other end of the circuit segment 42 is terminated at B2;
  • the contact point C1 is formed on the carrier
  • One of the circuit segments 44 of the line of the lower major surface 27b of 25 is physically and electrically connected (e.g., by soldering), the other end of the circuit segment 44 terminates at C2;
  • the contact point D1 is formed with the lower host formed on the carrier 25.
  • One of the circuit segments 46 of the line of surface 27b is physically and electrically connected (e.g., by soldering), the other end of circuit segment 46 terminates at D2; and contact point E1 is formed with the lower major surface 27b of carrier 25
  • One of the circuit segments 48 of the line is physically and electrically connected (e.g., by soldering) and the other end of the circuit segment 48 terminates at E2.
  • A2 is closer to the center point of the lower main surface 14b of the substrate 12 than A1 (also the center point of the lower main surface 27b of the carrier 27); B2 is closer to the center point of the lower main surface 14b of the substrate 12 than B1.
  • the total length of the gold wires 50 for electrically connecting the five pads and the contact points A2, B2, C2, D2, and E2 on the integrated circuit chip 26 can also be reduced, thereby reducing the cost.
  • Figure 11 shows a partial cutaway view of the IC module 37 showing two exposed contact points A1 of the electrical conduction section 18, one above the upper surface 27a of the carrier 25 and the other on the carrier 25 Above the lower surface 27b.
  • Figure 11 also shows a contact point A2 above the lower surface 27b of the carrier 25 which is electrically connected to the contact point A1 above the lower surface 27b of the carrier 25 by circuit segments 26/40.
  • the contact point A2 of the IC chip 36 with the lower surface 27b of the carrier 25 is electrically connected by a gold wire 38/50.
  • the contact point A2 on the lower surface 27b of the carrier 25, the circuit segment 26/40, the contact point A1 above the lower surface 27b of the carrier 25, and the electrical conduction segment 18 The associated pads on the IC wafer 36 are electrically connected to the contact point A1 above the upper surface 27a of the carrier 25.
  • an adhesive 60 is provided at a central portion of the lower surface 27b of the carrier 25, and then the IC wafer 36 is placed to be fixed to the lower surface 27b of the carrier 25, and then The gold wires 38/50 are joined between the solder joints of the contact point A2 and the IC wafer 36 (e.g., by soldering) to provide an electrically conductive adhesive 62 to make the connections more secure.
  • a protective agent 64 is provided to form a protective layer 66 to protect the entire IC wafer 36.
  • the manufacturing process of the contact IC module PCB carrier board and the contact IC module of the present invention is relatively simple, and the present invention uses a double-sided copper clad board to replace the traditional single-sided copper clad board, so the back side (the lower main table)
  • the electrical conduction section 18 and the pads i.e., the contact points A2, B2, C2, D2, and E2 above the lower surface 27b of the carrier 25
  • the pads can be concentratedly distributed to the position close to the solder joint of the integrated circuit chip 36, thereby reducing the threading process, greatly reducing the amount of the gold wire, greatly improving the efficiency, reducing the cost, and improving the market competitiveness of the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

Disclosed herein is a contact integrated circuit module printed circuit carrier (25), comprising a substrate (12) that has an upper major surface (14a) and a lower major surface (14b) opposite to the upper major surface (14a), wherein the upper major surface and the lower major surface are covered with a copper layer. An electrical conduction section (18) penetrating the substrate electrically connects the upper major surface and the lower major surface. Circuit segments (26, 28, 30, 32, 34, 40, 42, 44, 46, 48) are electrically conductive on the lower major surface. First ends of the circuit segments are connected to an electrical conduction segment; second ends of the circuit segments terminate at termination points (A2, B2, C2, D2, E3) of each circuit segment, and the termination points are all located on a same side of the center point of the substrate, or the termination points are closer to the center of the substrate than the electrically conductive segments to which the termination points are connected.

Description

接触式IC模块PCB载板、以之制成的IC模块及制作工艺Contact IC module PCB carrier board, IC module made thereof and manufacturing process thereof 技术领域Technical field
本发明涉及接触式集成电路(Integrated Circuit,简称IC)模块印刷线路板(Printed Circuit Board,简称PCB)载板技术领域,特指接触式IC模块PCB载板、以之制成的IC模块及制作工艺。The invention relates to the field of a printed circuit board (PCB) printed circuit board (PCB) carrier board, and particularly relates to a contact IC module PCB carrier board, an IC module made thereof and a manufacturing method thereof. Process.
背景技术Background technique
接触式IC模块诞生于1990年代初,是世界上最近几年发展起来的一项新技术,接触式IC模块是集成电路模块的简称,是电子器件领域的一大突破。The contact IC module was born in the early 1990s and is a new technology developed in the world in recent years. The contact IC module is the abbreviation of the integrated circuit module and is a breakthrough in the field of electronic devices.
伴随着通信技术的发展,接触式IC模块主要用于生产金融IC卡,用于SIM、GSM、CDMA手机通讯,也应用在门禁管理、交通、社保、身份证明和电子钱包等生产生活的各个领域。接触式IC模块本身是无源体,通过读写器对模块进行读写操作时,读写器发出的信号由两部分叠加组成:一部分是电源信号,该信号直接供给芯片电源工作。另一部分则是结合数据信号,指挥芯片完成数据、修改和存储等,并返回给读写器。With the development of communication technology, contact IC modules are mainly used to produce financial IC cards for SIM, GSM, CDMA mobile phone communication, and also in various fields of production and life such as access control, transportation, social security, identity verification and electronic wallet. . The contact IC module itself is a passive body. When the module is read or written by the reader, the signal sent by the reader is composed of two parts: a part is a power signal, and the signal is directly supplied to the chip power supply. The other part is to combine the data signal, the command chip to complete the data, modification and storage, and return to the reader.
现有技术中的接触式IC模块PCB载板制程较为复杂,且在制作现场产品后,由于传统载板为单面覆铜板,背面焊盘的位置固定且位置分散,间隔较远,在后续生产工序打线时距离较长,使用金线较多,效率较低, 成本较高,有鉴于此,本发明提供以下技术方案。The contact IC module PCB board process in the prior art is complicated, and after the field product is produced, since the conventional carrier board is a single-sided copper clad board, the back pad is fixed in position and dispersed in position, and the interval is long, in subsequent production. In the process of the process, the distance is long, the use of the gold wire is more, the efficiency is lower, and the cost is higher. In view of the above, the present invention provides the following technical solutions.
发明内容Summary of the invention
本发明的目的在于克服现有技术的不足,提供一种接触式IC模块PCB载板、以之制成的IC模块及制作工艺。The object of the present invention is to overcome the deficiencies of the prior art, and provide a contact type IC module PCB carrier board, an IC module manufactured thereby, and a manufacturing process.
根据本发明的第一方面,提供了一种集成电路模块印刷电路载板,包括基板,其具有相对的第一主表面及第二主表面,所述第一主表面及所述第二主表面各覆盖一层铜,以及贯穿所述基板的第一电性导通段及第二电性导通段,使所述第一主表面及所述第二主表面电性连接,其中所述第一主表面上有电性导通之第一电路线段及电性导通之第二电路线段,所述第一电路线段的第一端与所述第一电性导通段连接,而所述第一电路线段的第二端终止于第一终止点,所述第二电路线段的第一端与所述第二电性导通段连接,而所述第二电路线段的第二端终止于第二终止点,以及其中所述第一终止点及所述第二终止点均位于所述基板的中心点的同一侧,或者所述第一终止点比所述第一电性导通段更接近所述基板的中心点。According to a first aspect of the present invention, an integrated circuit module printed circuit carrier is provided, comprising a substrate having opposing first and second major surfaces, the first major surface and the second major surface Each of the first main surface and the second main surface is electrically connected to each other by a layer of copper and a first electrical conductive segment and a second electrical conductive segment extending through the substrate, wherein the first a first circuit segment electrically conductive and a second circuit segment electrically conductive, a first end of the first circuit segment being connected to the first electrical conduction segment a second end of the first circuit segment terminates at a first termination point, a first end of the second circuit segment is coupled to the second electrical conduction segment, and a second end of the second circuit segment terminates a second termination point, and wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is more than the first electrical conduction section Near the center point of the substrate.
根据本发明的第二方面,提供了一种集成电路模块,包括载板,所述载板包括基板,其具有相对的第一主表面及第二主表面,所述第一主表面及所述第二主表面各覆盖一层铜,以及贯穿所述基板的第一电性导通段及第二电性导通段,使所述第一主表面及所述第二主表面电性连接,其中 所述第一主表面上有电性导通之第一电路线段及电性导通之第二电路线段,所述第一电路线段的第一端与所述第一电性导通段连接,而所述第一电路线段的第二端终止于第一终止点,所述第二电路线段的第一端与所述第二电性导通段连接,而所述第二电路线段的第二端终止于第二终止点,以及其中所述第一终止点及所述第二终止点均位于所述基板的中心点的同一侧,或者所述第一终止点比所述第一电性导通段更接近所述基板的中心点,以及具有至少第一焊接点及第二焊接点的集成电路晶片,其中所述集成电路晶片的所述第一焊接点与所述载板的所述第一电路线段的所述第一终止点电性连接,并且所述集成电路晶片的所述第二焊接点与所述载板之所述第二电路线段的所述第二终止点电性连接。According to a second aspect of the present invention, there is provided an integrated circuit module comprising a carrier, the carrier comprising a substrate having opposing first and second major surfaces, the first major surface and the The second main surface is covered with a layer of copper, and the first electrical conductive portion and the second electrical conductive portion penetrating the substrate are electrically connected to the first main surface and the second main surface. The first main surface has an electrically conductive first circuit line segment and an electrically conductive second circuit line segment, and the first end of the first circuit segment is connected to the first electrical conduction segment And the second end of the first circuit segment terminates at a first termination point, the first end of the second circuit segment is connected to the second electrical conduction segment, and the second circuit segment is The two ends terminate at a second termination point, and wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is greater than the first electrical point The conductive segment is closer to a center point of the substrate, and has at least a first solder joint and a second solder An integrated circuit chip of a contact, wherein the first solder joint of the integrated circuit wafer is electrically connected to the first termination point of the first circuit segment of the carrier, and the integrated circuit wafer The second solder joint is electrically connected to the second termination point of the second circuit segment of the carrier.
根据本发明的第三方面,提供了一种制作集成电路模块印刷电路载板的方法,包括步骤(a)提供一个基板,其具有相对的第一主表面及第二主表面,所述第一主表面覆盖有第一层铜,并且所述第二主表面覆盖有第二层铜,(b)形成贯穿所述基板的第一孔及第二孔,(c)以铜填满所述第一孔以形成第一电性导通段,以电性连接所述第一主表面和所述第二主表面,(d)以铜填满所述第二孔以形成第二电性导通段,以电性连接所述第一主表面和所述第二主表面,以及(e)在第一主表面上形成电性导通之第一电路线段及电性导通之第二电路线段,其中,所述第一电路线段的第一端与所述第 一电性导通段连接,而所述第一电路线段的第二端终止于第一终止点,并且所述第二电路线段的第一端与所述第二电性导通段连接,而所述第二电路线段的第二端终止于第二终止点,以及其中所述第一终止点及所述第二终止点均位于所述基板的中心点的同一侧,或者所述第一终止点比所述第一电性导通段更接近所述基板的中心点。According to a third aspect of the present invention, a method of fabricating an integrated circuit module printed circuit carrier is provided, comprising the steps of (a) providing a substrate having opposing first major surfaces and second major surfaces, said first The main surface is covered with a first layer of copper, and the second main surface is covered with a second layer of copper, (b) forming a first hole and a second hole penetrating the substrate, and (c) filling the first portion with copper a hole to form a first electrical conductive segment to electrically connect the first major surface and the second major surface, (d) filling the second hole with copper to form a second electrical conduction a segment electrically connecting the first major surface and the second major surface, and (e) forming a first circuit segment electrically conductive on the first major surface and a second circuit segment electrically conducting The first end of the first circuit segment is connected to the first electrical conduction segment, and the second end of the first circuit segment terminates at a first termination point, and the second circuit segment The first end of the second circuit segment is connected to the second electrical conduction segment, and the second end of the second circuit segment is terminated at the second termination point. And wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is closer to the substrate than the first electrical conduction section Center point.
根据本发明的第四方面,提供了一种制作集成电路模块的方法,包括步骤(f)制作集成电路模块印刷电路载板,其包括步骤(a)提供一个基板,其具有相对的第一主表面及第二主表面,所述第一主表面覆盖有第一层铜,并且所述第二主表面覆盖有第二层铜,(b)形成贯穿所述基板的第一孔及第二孔,(c)以铜填满所述第一孔以形成第一电性导通段,以电性连接所述第一主表面和所述第二主表面,(d)以铜填满所述第二孔以形成第二电性导通段,以电性连接所述第一主表面和所述第二主表面,以及(e)在第一主表面上形成电性导通之第一电路线段及电性导通之第二电路线段,其中,所述第一电路线段的第一端与所述第一电性导通段连接,而所述第一电路线段的第二端终止于第一终止点,并且所述第二电路线段的第一端与所述第二电性导通段连接,而所述第二电路线段的第二端终止于第二终止点,以及其中所述第一终止点及所述第二终止点均位于所述基板的中心点的同一侧,或者所述第一终止点比所述第一电性导通段更接近所述基板的中心点, (g)将具有至少第一焊接点及第二焊接点的集成电路晶片固定于所述第一主表面上,以及(h)将所述集成电路晶片的所述第一焊接点与所述载板的所述第一电路线段的所述第一终止点电性连接,并且将所述集成电路晶片的所述第二焊接点与所述载板之所述第二电路线段的所述第二终止点电性连接。According to a fourth aspect of the present invention, there is provided a method of fabricating an integrated circuit module, comprising the steps of: (f) fabricating an integrated circuit module printed circuit carrier, comprising the steps of (a) providing a substrate having opposing first mains a surface and a second major surface, the first major surface is covered with a first layer of copper, and the second major surface is covered with a second layer of copper, (b) forming a first hole and a second hole through the substrate (c) filling the first hole with copper to form a first electrical conductive segment to electrically connect the first major surface and the second major surface, (d) filling the copper with the a second hole to form a second electrical conductive segment to electrically connect the first major surface and the second major surface, and (e) to form a first electrical circuit electrically conductive on the first major surface a second circuit segment of the line segment and the electrical conduction, wherein the first end of the first circuit segment is connected to the first electrical conduction segment, and the second end of the first circuit segment is terminated a termination point, and the first end of the second circuit segment is connected to the second electrical conduction segment, and the second circuit a second end of the segment terminating at a second termination point, and wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is greater than the first An electrical conductive segment is closer to a center point of the substrate, (g) an integrated circuit wafer having at least a first solder joint and a second solder joint is fixed to the first major surface, and (h) The first solder joint of the integrated circuit chip is electrically connected to the first termination point of the first circuit segment of the carrier, and the second solder joint of the integrated circuit wafer is The second termination point of the second circuit segment of the carrier is electrically connected.
采用上述技术方案后,本发明与现有技术相比较具有如下有益效果:本发明接触式IC模块PCB载板的制作工艺相对较为简单,且本发明使用双面覆铜板取代传统的单面覆铜板,因此在背面也可以设计电路,通过电路使导通孔和焊盘相连,这样焊盘可以集中分布到离晶圆焊点近的位置,从而减少打线工序的线程,大大减少了金线的用量,大大提高了效率,降低了成本,利于提高本发明的市场竞争力。After adopting the above technical solution, the present invention has the following beneficial effects compared with the prior art: the manufacturing process of the contact type IC module PCB carrier board of the invention is relatively simple, and the invention replaces the traditional single-sided copper-clad board with the double-sided copper-clad board. Therefore, the circuit can also be designed on the back side, and the via hole and the pad are connected through the circuit, so that the pad can be concentratedly distributed to the position close to the solder joint of the wafer, thereby reducing the thread of the wire bonding process and greatly reducing the gold wire. The dosage greatly improves the efficiency, reduces the cost, and helps to improve the market competitiveness of the present invention.
附图说明DRAWINGS
本发明的实施例将参考附图仅以示例的方式进行描述,其中:Embodiments of the present invention will be described by way of example only with reference to the accompanying drawings in which:
图1至图10示出根据本发明的一个实施例的一种制作接触式集成电路模块印刷电路载板的方法;1 through 10 illustrate a method of fabricating a printed circuit board of a contact integrated circuit module in accordance with an embodiment of the present invention;
图11示出根据本发明的一个实施例的一种接触式集成电路模块的部分切面图;以及Figure 11 shows a partial cutaway view of a contact integrated circuit module in accordance with one embodiment of the present invention;
图12至图16示出根据本发明的一个实施例的一种制作接触式集成 电路模块的方法。12 through 16 illustrate a method of fabricating a contact integrated circuit module in accordance with one embodiment of the present invention.
具体实施方式Detailed ways
根据本发明的一个实施例,亦如图1所示出,首先从大片FR4、两个相对的主表面均覆盖上一层铜的板10裁剪成合适的工作尺寸,以作为基板12。基板12的相对的上主表面14a及下表面14b也是均覆盖上一层铜的。基板12在此亦称为「弹性电路板」(Flexible Circuit Board,简称FCB)。如图2所示出,在基板12(例如以钻孔的方法)形成至少两个贯穿基板12的孔16。In accordance with an embodiment of the present invention, as also shown in FIG. 1, first, a large FR4, two opposing major surfaces, which are covered with a layer of copper, are cut to a suitable working size for use as the substrate 12. The opposite upper major surface 14a and lower surface 14b of the substrate 12 are also covered with a layer of copper. The substrate 12 is also referred to herein as a "Flexible Circuit Board" (FCB). As shown in FIG. 2, at least two holes 16 penetrating the substrate 12 are formed on the substrate 12 (eg, by drilling).
其后以电镀的方法以铜填满基板12的孔16。这步骤的工作温度在0℃至45℃之间,电镀时间大致为2小时。电镀缸内包括以下原材料:硫酸铜70克每升(grams per litre)、硫酸180克每升(grams per litre)、氯离子50PPM(parts per million)、铜光剂5毫升每升(millilitres per litre)、电镀锡、硫酸亚锡30克每升(grams per litre)、硫酸200克每升(grams per litre)、以及锡光剂20毫升每升(millilitres per litre)。Thereafter, the holes 16 of the substrate 12 are filled with copper by electroplating. The operating temperature for this step is between 0 ° C and 45 ° C and the plating time is approximately 2 hours. The electroplating tank includes the following raw materials: 70 g per liter of copper sulfate, grams per litre, 50 PPM parts, and 5 ml per liter (millilitres per litre) ), electroplating tin, stannous sulfate 30 grams per liter (grams per litre), sulfuric acid 200 grams per liter (grams per litre), and tin light agent 20 milliliters per liter (millilitres per litre).
在电镀后,孔16内填满铜,形成电性导通段18,使基板12的上主表面14a及下主表面14b电性连接。然而,正如图4所示出的,有些电性导通段18的铜突出于基板12的主表面14a、14b的铜之上。就此,如图5所示出的,以陶瓷研磨机20磨平突出于基板12的两个主表面14a、14b的 铜层的铜,使基板12的两个主表面14a、14b平整,如图6所示出的。After electroplating, the holes 16 are filled with copper to form electrical conductive segments 18 that electrically connect the upper major surface 14a and the lower major surface 14b of the substrate 12. However, as shown in FIG. 4, the copper of some of the electrically conductive segments 18 protrudes above the copper of the major surfaces 14a, 14b of the substrate 12. In this regard, as shown in FIG. 5, the copper of the copper layer protruding from the two main surfaces 14a, 14b of the substrate 12 is smoothed by the ceramic grinder 20 to flatten the two main surfaces 14a, 14b of the substrate 12, as shown in FIG. 6 is shown.
其后,将感光材料运用照相底片的工作原理,在基板12的下表面14b上形成预先设计的线路图形。之后,通过电镀化学原理在已形成的线路图形上制成铜层,再通过蚀铜液将多余的铜去掉,得到最终需要的线路。其中,电镀蚀刻的工作温度0℃至45℃,时间大致为2小时。电镀缸内包括以下原材料:锡光剂20毫升每升(millilitres per litre)、硫酸180克每升(grams per litre)、铜光剂5毫升每升(millitres per litre)、硫酸铜70克每升(grams per litre)、氯离子50PPM(parts per million)、电镀锡30克每升(grams per litre)、以及硫酸亚锡30克每升(grams per litre);蚀铜液由氯化铜及氨水混合制成。Thereafter, the photosensitive material is applied to the lower surface 14b of the substrate 12 to form a pre-designed wiring pattern using the working principle of the photographic film. Thereafter, a copper layer is formed on the formed wiring pattern by electroplating chemistry, and excess copper is removed by the copper etching solution to obtain a final desired line. Among them, the electroplating etching has an operating temperature of 0 ° C to 45 ° C and a time of approximately 2 hours. The electroplating tank includes the following raw materials: tin-light agent 20 ml per liter (millilitres per litre), sulfuric acid 180 g per liter (grams per litre), copper light agent 5 ml per liter (millitres per litre), copper sulfate 70 g per liter (grams per litre), chlorides 50 PPM (parts per million), electroplated tin 30 g per liter (grams per litre), and stannous sulfate 30 g per gram (grams per litre); copper solution from copper chloride and ammonia Made by mixing.
在形成最终需要的线路后,对基板12的上、下主表面14a、14b的铜层进行表面处理,再通过沉金(Electroless Nickel Immersion Gold,简称ENIG)的方法在基板12的上、下主表面14a、14b的铜层上各沉积上一层镍22和一层金24。沉金缸的原材料包括:镍离子4.6克每升(grams per litre)、金开缸剂100毫升每升(millitres per litre)、金盐0.8克每升(grams per litre)、以及钯离子3克每升(grams per litre)。沉金的工作温度为0℃至95℃,时间大致为2小时。如图7所示出的,镍层22沉积在基板12的上、下主表面14a、14b的铜层之上,而金层24沉积在镍层22之上。After the final required line is formed, the copper layers of the upper and lower main surfaces 14a, 14b of the substrate 12 are surface-treated, and then the upper and lower sides of the substrate 12 are passed by the method of Electroless Nickel Immersion Gold (ENIG). A layer of nickel 22 and a layer of gold 24 are deposited on each of the copper layers of surfaces 14a, 14b. The raw materials of the Shenjin tank include: 4.6 grams per litre of nickel ions, 100 ml per liter of gold opener (millitres per litre), 0.8 g per liter of gold salt, and 3 g of palladium ions. Per gram per litre. The working temperature of the immersion gold is 0 ° C to 95 ° C, and the time is approximately 2 hours. As shown in FIG. 7, a nickel layer 22 is deposited over the copper layers of the upper and lower major surfaces 14a, 14b of the substrate 12, while a gold layer 24 is deposited over the nickel layer 22.
图8示出一张按本发明制成的集成电路模块印刷电路载板25,其上主表面27a具有五个贯穿载板25的电性导通段18的外露的接触点A1、B1、C1、D1及E1。图9示出图8所示出的载板25的下主表面27b。图中A1、B1、C1、D1及E1为该五个贯穿载板25的电性导通段18的在下主表面27b上的外露的接触点,分别对应图8所示出的载板25的上主表面27a的接触点A1、B1、C1、D1及E1。Figure 8 shows an integrated circuit module printed circuit carrier 25 made in accordance with the present invention having an upper major surface 27a having five exposed contact points A1, B1, C1 extending through the electrical conductive segments 18 of the carrier 25. , D1 and E1. FIG. 9 shows the lower main surface 27b of the carrier 25 shown in FIG. In the figure, A1, B1, C1, D1 and E1 are exposed contact points on the lower main surface 27b of the five electrical penetration sections 18 of the through-board 25, respectively corresponding to the carrier 25 shown in FIG. Contact points A1, B1, C1, D1 and E1 of the upper main surface 27a.
如图9所示出,接触点A1与形成于载板25的下主表面27b的线路的其中一条电路线段26物理地及电性地(例如透过焊接)连接,电路线段26的另一端终止于A2;接触点B1与形成于载板25的下主表面27b的线路的其中一条电路线段28物理地及电性地(例如透过焊接)连接,电路线段28的另一端终止于B2;接触点C1与形成于载板25的下主表面27b的线路的其中一条电路线段30物理地及电性地(例如透过焊接)连接,电路线段30的另一端终止于C2;接触点D1与形成于载板25的下主表面27b的线路的其中一条电路线段32物理地及电性地(例如透过焊接)连接,电路线段32的另一端终止于D2;并且接触点E1与形成于载板25的下主表面27b的线路的其中一条电路线段34物理地及电性地(例如透过焊接)连接,电路线段34的另一端终止于E2。接触点A2、B2、C2、D2及E2均位于载板25的中心点的同一侧。以图9为例,接触点A2、B2、C2、D2及E2均位于载 板25的中心点的左侧。As shown in FIG. 9, the contact point A1 is physically and electrically connected (for example, by soldering) to one of the circuit segments 26 of the line formed on the lower main surface 27b of the carrier 25, and the other end of the circuit segment 26 is terminated. At A2; the contact point B1 is physically and electrically connected (eg, by soldering) to one of the circuit segments 28 of the line formed on the lower major surface 27b of the carrier 25, and the other end of the circuit segment 28 terminates at B2; The point C1 is physically and electrically connected (for example, by soldering) to one of the circuit segments 30 of the line formed on the lower main surface 27b of the carrier 25, and the other end of the circuit segment 30 terminates at C2; the contact point D1 is formed One of the circuit segments 32 of the line of the lower major surface 27b of the carrier 25 is physically and electrically connected (e.g., by soldering), the other end of the circuit segment 32 terminates at D2; and the contact point E1 is formed on the carrier One of the circuit segments 34 of the line of the lower major surface 27b of 25 is physically and electrically connected (e.g., by soldering) and the other end of the circuit segment 34 terminates at E2. The contact points A2, B2, C2, D2, and E2 are all located on the same side of the center point of the carrier 25. Taking FIG. 9 as an example, the contact points A2, B2, C2, D2, and E2 are both located on the left side of the center point of the carrier 25.
图9亦示出,集成电路(IC)晶片36固定在载板12的下主表面27b之上,以形成一张集成电路模块(IC模块)37,特别是一张接触式IC模块,尤其适合于生产SIM卡。集成电路晶片36上有五个焊点,分别以金线38与接触点A2、B2、C2、D2及E2电性连接。由于接触点A2、B2、C2、D2及E2均位于集成电路晶片36的同一侧,(也是载板27的下主表面27b的中心点的同一侧,)特别是左侧,尤其是位于集成电路晶片36的焊点的一侧,故此可减少所需金线38的总长度,从而减低成本。Also shown in FIG. 9, an integrated circuit (IC) chip 36 is mounted over the lower major surface 27b of the carrier 12 to form an integrated circuit module (IC module) 37, particularly a contact IC module, particularly suitable for For the production of SIM cards. The integrated circuit chip 36 has five solder joints, which are electrically connected to the contact points A2, B2, C2, D2 and E2 by gold wires 38, respectively. Since the contact points A2, B2, C2, D2 and E2 are all located on the same side of the integrated circuit chip 36 (also on the same side of the center point of the lower main surface 27b of the carrier 27), especially on the left side, especially in the integrated circuit One side of the solder joint of the wafer 36, thereby reducing the overall length of the desired gold wire 38, thereby reducing cost.
图10示出图8所示出的载板25的下主表面27b的另一个可行安排。接触点A1与形成于载板25的下主表面27b的线路的其中一条电路线段40物理地及电性地(例如透过焊接)连接,电路线段40的另一端终止于A2;接触点B1与形成于载板25的下主表面27b的线路的其中一条电路线段42物理地及电性地(例如透过焊接)连接,电路线段42的另一端终止于B2;接触点C1与形成于载板25的下主表面27b的线路的其中一条电路线段44物理地及电性地(例如透过焊接)连接,电路线段44的另一端终止于C2;接触点D1与形成于载板25的下主表面27b的线路的其中一条电路线段46物理地及电性地(例如透过焊接)连接,电路线段46的另一端终止于D2;并且接触点E1与形成于载板25的下主表面27b的线路的其中一条电路线段 48物理地及电性地(例如透过焊接)连接,电路线段48的另一端终止于E2。从图10可见,A2比A1更接近基板12的下主表面14b的中心点(也是载板27的下主表面27b的中心点);B2比B1更接近基板12的下主表面14b的中心点;C2比C1更接近基板12的下主表面14b的中心点;D2比D1更接近基板12的下主表面14b的中心点;以及E2比E1更接近基板12的下主表面14b的中心点。按照这个安排,也可减少用以电性连接集成电路晶片26上的五个焊点和接触点A2、B2、C2、D2及E2的金线50的总长度,从而减低成本。Figure 10 shows another possible arrangement of the lower major surface 27b of the carrier 25 shown in Figure 8. The contact point A1 is physically and electrically connected (for example, by soldering) to one of the circuit segments 40 of the line formed on the lower main surface 27b of the carrier 25, and the other end of the circuit segment 40 terminates at A2; the contact point B1 and One of the circuit segments 42 formed on the line of the lower main surface 27b of the carrier 25 is physically and electrically connected (for example, by soldering), the other end of the circuit segment 42 is terminated at B2; the contact point C1 is formed on the carrier One of the circuit segments 44 of the line of the lower major surface 27b of 25 is physically and electrically connected (e.g., by soldering), the other end of the circuit segment 44 terminates at C2; the contact point D1 is formed with the lower host formed on the carrier 25. One of the circuit segments 46 of the line of surface 27b is physically and electrically connected (e.g., by soldering), the other end of circuit segment 46 terminates at D2; and contact point E1 is formed with the lower major surface 27b of carrier 25 One of the circuit segments 48 of the line is physically and electrically connected (e.g., by soldering) and the other end of the circuit segment 48 terminates at E2. As can be seen from FIG. 10, A2 is closer to the center point of the lower main surface 14b of the substrate 12 than A1 (also the center point of the lower main surface 27b of the carrier 27); B2 is closer to the center point of the lower main surface 14b of the substrate 12 than B1. C2 is closer to the center point of the lower main surface 14b of the substrate 12 than C1; D2 is closer to the center point of the lower main surface 14b of the substrate 12 than D1; and E2 is closer to the center point of the lower main surface 14b of the substrate 12 than E1. According to this arrangement, the total length of the gold wires 50 for electrically connecting the five pads and the contact points A2, B2, C2, D2, and E2 on the integrated circuit chip 26 can also be reduced, thereby reducing the cost.
图11示出IC模块37的部分切面图,其中示出电性导通段18的两个外露的接触点A1,其中一个在载板25的上表面27a之上,另一个在载板25的下表面27b之上。图11亦示出在载板25的下表面27b之上的接触点A2,其与在载板25的下表面27b之上的接触点A1通过电路线段26/40电性连接。IC晶片36与载板25的下表面27b之上的接触点A2通过金线38/50电性连接。透过金线38/50、载板25的下表面27b之上的接触点A2、电路线段26/40、在载板25的下表面27b之上的接触点A1、以及电性导通段18,IC晶片36上的相关焊点与在载板25的上表面27a之上的接触点A1电性连接。Figure 11 shows a partial cutaway view of the IC module 37 showing two exposed contact points A1 of the electrical conduction section 18, one above the upper surface 27a of the carrier 25 and the other on the carrier 25 Above the lower surface 27b. Figure 11 also shows a contact point A2 above the lower surface 27b of the carrier 25 which is electrically connected to the contact point A1 above the lower surface 27b of the carrier 25 by circuit segments 26/40. The contact point A2 of the IC chip 36 with the lower surface 27b of the carrier 25 is electrically connected by a gold wire 38/50. Through the gold wire 38/50, the contact point A2 on the lower surface 27b of the carrier 25, the circuit segment 26/40, the contact point A1 above the lower surface 27b of the carrier 25, and the electrical conduction segment 18 The associated pads on the IC wafer 36 are electrically connected to the contact point A1 above the upper surface 27a of the carrier 25.
正如图12至图16所示出的,首先在载板25的下表面27b的中心部 分提供粘合剂60,然后放上IC晶片36,使其与载板25的下表面27b固定,然后在接触点A2及IC晶片36的焊点之间(例如以焊接的方法)连接金线38/50,提供电性导通的粘合剂62,使该等连接更加牢固。在完成连接所有金线38/50后,再提供保护剂64,形成保护层66,以保护整个IC晶片36。As shown in Figs. 12 to 16, first, an adhesive 60 is provided at a central portion of the lower surface 27b of the carrier 25, and then the IC wafer 36 is placed to be fixed to the lower surface 27b of the carrier 25, and then The gold wires 38/50 are joined between the solder joints of the contact point A2 and the IC wafer 36 (e.g., by soldering) to provide an electrically conductive adhesive 62 to make the connections more secure. After all the gold wires 38/50 have been connected, a protective agent 64 is provided to form a protective layer 66 to protect the entire IC wafer 36.
综上所述,本发明的接触式IC模块PCB载板及接触式IC模块的制作工艺相对较为简单,且本发明使用双面覆铜板取代传统的单面覆铜板,因此在背面(下主表)也可以设计电路,通过电路使电性导通段18和焊盘(即是在载板25的下表面27b之上的接触点A2、B2、C2、D2、以及E2)相连,这样焊盘可以集中分布到离集成电路晶片36焊点近的位置,从而减少打线工序的线程,大大减少了金线的用量,大大提高了效率,降低了成本,利于提高本发明的市场竞争力。In summary, the manufacturing process of the contact IC module PCB carrier board and the contact IC module of the present invention is relatively simple, and the present invention uses a double-sided copper clad board to replace the traditional single-sided copper clad board, so the back side (the lower main table) It is also possible to design a circuit through which the electrical conduction section 18 and the pads (i.e., the contact points A2, B2, C2, D2, and E2 above the lower surface 27b of the carrier 25) are connected such that the pads It can be concentratedly distributed to the position close to the solder joint of the integrated circuit chip 36, thereby reducing the threading process, greatly reducing the amount of the gold wire, greatly improving the efficiency, reducing the cost, and improving the market competitiveness of the present invention.
当然,以上所述仅为本发明的具体实施例而已,而并非以之限制本发明的范围,凡依本发明专利申请范围所述之构造、特征及原理所做的等效变化或修饰,均应包括于本发明的范围内。另外,应当理解的是,以上仅是本发明可以执行的示例,并且在不背离本发明的思想的情况下,可进行各种修改和/或替换。还应当理解的是,为了简洁,在单个实施例的内容中描述的本发明的各种特徵还可以单独地或以任意合适的子组合提供。The above is only the specific embodiments of the present invention, and is not intended to limit the scope of the present invention. The equivalent changes or modifications made by the structures, features and principles described in the scope of the patent application are It should be included in the scope of the invention. In addition, it is to be understood that the above is only an example that can be performed by the present invention, and various modifications and/or substitutions can be made without departing from the spirit of the invention. It should also be understood that, for the sake of brevity, various features of the invention described in the context of a single embodiment can also be provided separately or in any suitable sub-combination.

Claims (23)

  1. 一种集成电路模块印刷电路载板,包括:An integrated circuit module printed circuit carrier board comprising:
    基板,其具有相对的第一主表面及第二主表面,所述第一主表面及所述第二主表面各覆盖一层铜,以及a substrate having opposing first and second major surfaces, the first major surface and the second major surface each being covered with a layer of copper, and
    贯穿所述基板的第一电性导通段及第二电性导通段,使所述第一主表面及所述第二主表面电性连接,The first main surface and the second main surface are electrically connected to each other through the first electrical conductive segment and the second electrical conductive segment of the substrate,
    其中所述第一主表面上有电性导通之第一电路线段及电性导通之第二电路线段,所述第一电路线段的第一端与所述第一电性导通段连接,而所述第一电路线段的第二端终止于第一终止点,所述第二电路线段的第一端与所述第二电性导通段连接,而所述第二电路线段的第二端终止于第二终止点,以及The first main surface has an electrically conductive first circuit line segment and an electrically conductive second circuit line segment, and the first end of the first circuit segment is connected to the first electrical conduction segment And the second end of the first circuit segment terminates at a first termination point, the first end of the second circuit segment is connected to the second electrical conduction segment, and the second circuit segment is The two ends terminate at the second termination point, and
    其中所述第一终止点及所述第二终止点均位于所述基板的中心点的同一侧,或者所述第一终止点比所述第一电性导通段更接近所述基板的中心点。Wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is closer to a center of the substrate than the first electrical conduction section point.
  2. 根据权利要求1所述的载板,其中所述载板具有贯穿所述基板的第三电性导通段、第四电性导通段、以及第五电性导通段。The carrier of claim 1, wherein the carrier has a third electrical conductive segment, a fourth electrical conductive segment, and a fifth electrical conductive segment extending through the substrate.
  3. 根据权利要求2所述的载板,其中所述第一主表面上有电性导通之第三电路线段、电性导通之第四电路线段、以及电性导通之第五电路线段。The carrier of claim 2 wherein said first major surface has an electrically conductive third circuit line segment, an electrically conductive fourth circuit segment, and an electrically conductive fifth circuit segment.
  4. 根据权利要求3所述的载板,其中所述第三电路线段的第一端与所述第三电性导通段连接,所述第三电路线段的第二端终止于第三终止点,所述第四电路线段的第一端与所述第四电性导通段连接,而所述第四电路线段的第二端终止于第四终止点,并且所述第五电路线段的第一端与所述 第五电性导通段连接,而所述第五电路线段的第二端终止于第五终止点。The carrier board according to claim 3, wherein a first end of the third circuit segment is connected to the third electrical conduction segment, and a second end of the third circuit segment terminates at a third termination point, The first end of the fourth circuit segment is connected to the fourth electrical conduction segment, and the second end of the fourth circuit segment terminates at a fourth termination point, and the first of the fifth circuit segments The end is connected to the fifth electrical conduction segment, and the second end of the fifth circuit segment terminates at a fifth termination point.
  5. 根据权利要求4所述的载板,其中所述第三终止点、所述第四终止点、以及所述第五终止点均位于所述基板的中心点的同一侧。The carrier of claim 4, wherein the third termination point, the fourth termination point, and the fifth termination point are both located on a same side of a center point of the substrate.
  6. 根据权利要求5所述的载板,其中所述第三终止点、所述第四终止点、以及所述第五终止点均与所述第一终止点以及所述第二终止点位于所述基板的中心点的同一侧。The carrier of claim 5, wherein the third termination point, the fourth termination point, and the fifth termination point are both located at the first termination point and the second termination point The same side of the center point of the substrate.
  7. 根据权利要求4所述的载板,其中所述第三终止点比所述第三电性导通段更接近所述基板的中心点。The carrier of claim 4 wherein said third termination point is closer to a center point of said substrate than said third electrically conductive via.
  8. 一种集成电路模块,包括:An integrated circuit module comprising:
    根据权利要求1所述的载板,以及The carrier of claim 1 and
    具有至少第一焊接点及第二焊接点的集成电路晶片,An integrated circuit chip having at least a first solder joint and a second solder joint,
    其中所述集成电路晶片的所述第一焊接点与所述载板的所述第一电路线段的所述第一终止点电性连接,并且所述集成电路晶片的所述第二焊接点与所述载板之所述第二电路线段的所述第二终止点电性连接。Wherein the first solder joint of the integrated circuit die is electrically connected to the first termination point of the first circuit segment of the carrier chip, and the second solder joint of the integrated circuit die The second termination point of the second circuit segment of the carrier is electrically connected.
  9. 根据权利要求8所述的集成电路模块,其中所述载板的所述第一电路线段的所述第一终止点以及所述第二电路线段的所述第二终止点均位于所述集成电路晶片的同一侧。The integrated circuit module of claim 8 wherein said first termination point of said first circuit segment of said carrier and said second termination of said second circuit segment are both located in said integrated circuit The same side of the wafer.
  10. 根据权利要求9所述的集成电路模块,其中所述载板的所述第一电路线段的所述第一终止点以及所述第二电路线段的所述第二终止点均位于所述集成电路晶片的所述第一焊接点及所述第二焊接点的一侧。The integrated circuit module of claim 9 wherein said first termination point of said first circuit segment of said carrier and said second termination of said second circuit segment are both located in said integrated circuit The first solder joint of the wafer and one side of the second solder joint.
  11. 根据权利要求8所述的集成电路模块,其中所述载板的所述第一电路线段的所述第一终止点比所述第一电性导通段更接近所述集成电路晶片。The integrated circuit module of claim 8 wherein said first termination point of said first circuit segment of said carrier is closer to said integrated circuit die than said first electrically conductive segment.
  12. 根据权利要求1所述的集成电路模块,其中所述的集成电路模块是接触式集成电路模块。The integrated circuit module of claim 1 wherein said integrated circuit module is a contact integrated circuit module.
  13. 根据权利要求12所述的集成电路模块,其中所述的接触式集成电路模块适合于生产SIM卡。The integrated circuit module of claim 12 wherein said contact integrated circuit module is adapted to produce a SIM card.
  14. 一种制作集成电路模块印刷电路载板的方法,包括步骤:A method of fabricating an integrated circuit module printed circuit carrier, comprising the steps of:
    (a)提供一个基板,其具有相对的第一主表面及第二主表面,所述第一主表面覆盖有第一层铜,并且所述第二主表面覆盖有第二层铜,(a) providing a substrate having opposing first major surfaces and a second major surface, the first major surface being covered with a first layer of copper, and the second major surface being covered with a second layer of copper,
    (b)形成贯穿所述基板的第一孔及第二孔,(b) forming a first hole and a second hole penetrating the substrate,
    (c)以铜填满所述第一孔以形成第一电性导通段,以电性连接所述第一主表面和所述第二主表面,(c) filling the first hole with copper to form a first electrical conductive segment to electrically connect the first major surface and the second major surface,
    (d)以铜填满所述第二孔以形成第二电性导通段,以电性连接所述第一主表面和所述第二主表面,以及(d) filling the second hole with copper to form a second electrical conductive segment to electrically connect the first major surface and the second major surface, and
    (e)在第一主表面上形成电性导通之第一电路线段及电性导通之第二电路线段,(e) forming a first circuit segment electrically conductive and a second circuit segment electrically conducting on the first major surface,
    其中,所述第一电路线段的第一端与所述第一电性导通段连接,而所述第一电路线段的第二端终止于第一终止点,并且所述第二电路线段的第一端与所述第二电性导通段连接,而所述第二电路线段的第二端终止于第二终止点,以及Wherein the first end of the first circuit segment is connected to the first electrical conduction segment, and the second end of the first circuit segment terminates at a first termination point, and the second circuit segment a first end is coupled to the second electrical conduction segment, and a second end of the second circuit segment terminates at a second termination point, and
    其中所述第一终止点及所述第二终止点均位于所述基板的中心点的同一侧,或者所述第一终止点比所述第一电性导通段更接近所述基板的中心 点。Wherein the first termination point and the second termination point are both located on a same side of a center point of the substrate, or the first termination point is closer to a center of the substrate than the first electrical conduction section point.
  15. 根据权利要求14所述的方法,其中包括在所述步骤(d)后,磨平突出于所述第一层铜的铜及/或突出于所述第二层铜的铜。The method of claim 14 including after said step (d), smoothing copper protruding from said first layer of copper and/or copper protruding from said second layer of copper.
  16. 根据权利要求14或15所述的方法,其中包括在所述步骤(d)后,将一层镍及一层金沉积在所述基板的铜上。A method according to claim 14 or claim 15, wherein after said step (d), a layer of nickel and a layer of gold are deposited on the copper of said substrate.
  17. 根据权利要求16所述的方法,其中以沉金的方法将所述一层镍及所述一层金沉积在所述基板的铜之上。The method of claim 16 wherein said layer of nickel and said layer of gold are deposited on the copper of said substrate by means of immersion gold.
  18. 一种制作集成电路模块的方法,包括步骤:A method of fabricating an integrated circuit module, comprising the steps of:
    (f)根据权利要求13所述的方法制成集成电路模块印刷电路载板,(f) fabricating an integrated circuit module printed circuit carrier according to the method of claim 13
    (g)将具有至少第一焊接点及第二焊接点的集成电路晶片固定于所述第一主表面上,以及(g) fixing an integrated circuit die having at least a first solder joint and a second solder joint to the first major surface, and
    (h)将所述集成电路晶片的所述第一焊接点与所述载板的所述第一电路线段的所述第一终止点电性连接,并且将所述集成电路晶片的所述第二焊接点与所述载板之所述第二电路线段的所述第二终止点电性连接。(h) electrically connecting the first solder joint of the integrated circuit die to the first termination point of the first circuit segment of the carrier, and the first of the integrated circuit wafer The second solder joint is electrically connected to the second termination point of the second circuit segment of the carrier.
  19. 根据权利要求18所述的方法,其中所述载板的所述第一电路线段的所述第一终止点以及所述第二电路线段的所述第二终止点均位于所述集成电路晶片的同一侧。The method of claim 18 wherein said first termination point of said first circuit segment of said carrier and said second termination of said second circuit segment are both located on said integrated circuit die The same side.
  20. 根据权利要求19所述的方法,其中所述载板的所述第一电路线段的所述第一终止点以及所述第二电路线段的所述第二终止点均位于所述集成电路晶片的所述第一焊接点及所述第二焊接点的一侧。The method of claim 19 wherein said first termination point of said first circuit segment of said carrier and said second termination of said second circuit segment are both located on said integrated circuit die One side of the first weld point and the second weld point.
  21. 根据权利要求18所述的方法,其中所述载板的所述第一电路线段的所述第一终止点比所述第一电性导通段更接近所述集成电路晶片。The method of claim 18 wherein said first termination point of said first circuit segment of said carrier is closer to said integrated circuit wafer than said first electrically conductive segment.
  22. 根据权利要求18所述的方法,其中所述集成电路模块是接触式集成电路模块。The method of claim 18 wherein said integrated circuit module is a contact integrated circuit module.
  23. 根据权利要求22所述的方法,其中所述接触式集成电路模块适合于生产SIM卡。The method of claim 22 wherein said contact integrated circuit module is adapted to produce a SIM card.
PCT/CN2018/107848 2017-10-11 2018-09-27 Contact ic module pcb carrier, ic module made thereof and manufacturing process WO2019072090A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710941946.1 2017-10-11
CN201710941946.1A CN109661103A (en) 2017-10-11 2017-10-11 Contact IC module PCB support plate, the module of the IC it made of and manufacture craft

Publications (1)

Publication Number Publication Date
WO2019072090A1 true WO2019072090A1 (en) 2019-04-18

Family

ID=66101265

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/107848 WO2019072090A1 (en) 2017-10-11 2018-09-27 Contact ic module pcb carrier, ic module made thereof and manufacturing process

Country Status (2)

Country Link
CN (1) CN109661103A (en)
WO (1) WO2019072090A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112788836A (en) * 2019-11-08 2021-05-11 隆达电子股份有限公司 Circuit integrated device with multilayer bridging structure

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6467947A (en) * 1987-09-08 1989-03-14 Nec Corp Ic package substrate
CN1519920A (en) * 2003-01-31 2004-08-11 株式会社东芝 Semiconductor device and mfg. method for same
JP2004253554A (en) * 2003-02-19 2004-09-09 Shinko Electric Ind Co Ltd Manufacturing method of wiring board
CN1722938A (en) * 2001-04-10 2006-01-18 日本电气株式会社 Circuit substrate and installation method thereof and the electronic equipment that uses this circuit substrate
CN201000885Y (en) * 2006-12-25 2008-01-02 南通大学 Lead wire-free integrated circuit chip encapsulation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6467947A (en) * 1987-09-08 1989-03-14 Nec Corp Ic package substrate
CN1722938A (en) * 2001-04-10 2006-01-18 日本电气株式会社 Circuit substrate and installation method thereof and the electronic equipment that uses this circuit substrate
CN1519920A (en) * 2003-01-31 2004-08-11 株式会社东芝 Semiconductor device and mfg. method for same
JP2004253554A (en) * 2003-02-19 2004-09-09 Shinko Electric Ind Co Ltd Manufacturing method of wiring board
CN201000885Y (en) * 2006-12-25 2008-01-02 南通大学 Lead wire-free integrated circuit chip encapsulation

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112788836A (en) * 2019-11-08 2021-05-11 隆达电子股份有限公司 Circuit integrated device with multilayer bridging structure
CN112788836B (en) * 2019-11-08 2022-11-15 隆达电子股份有限公司 Circuit integrated device with multilayer bridging structure

Also Published As

Publication number Publication date
CN109661103A (en) 2019-04-19

Similar Documents

Publication Publication Date Title
TWI571191B (en) Electrolytic deposition and via filling in coreless substrate processing
JP5006649B2 (en) Flexible printed wiring board
CN104241241B (en) The manufacture method of package substrate and package substrate
CN101272661B (en) Method for manufacturing multi-layer wiring substrate and the multi-layer wiring substrate
CN104956477A (en) Wiring board
CN103515348A (en) Wiring board
WO2019072090A1 (en) Contact ic module pcb carrier, ic module made thereof and manufacturing process
KR20160132229A (en) Package substrate, Semiconductor package and methods for fabricating the same
JP2014178731A (en) Method for manufacturing semiconductor device
WO2019051712A1 (en) Methods of manufacturing ic card circuit board substrates and ic cards
US7607222B2 (en) Method of manufacturing an electronic component package
CN103458629B (en) Multilayer circuit board and preparation method thereof
KR101158730B1 (en) Bonding Method Of Stack Chip Using Electroless Plating
JP4798451B2 (en) Wiring board and manufacturing method thereof
CN207505226U (en) Integrated circuit modules printed circuit carrier plate and integrated circuit modules
CN208434179U (en) A kind of circuit board
CN104113983A (en) Embedded circuit board and manufacture method thereof
CN103238204B (en) Apply the electrolyzing gold in coreless substrate technique or gold palladium final surface finishing
US20160005514A1 (en) Method for forming electronic element
CN205354091U (en) Integrate in PCBA's RFID label
CN108811337A (en) A kind of production method of double-sided PCB board
CN218975087U (en) Glass substrate for local dimming
KR100810896B1 (en) Smart ic contact structure of smart card module
CN213847133U (en) Reduce multilayer circuit board structure of thickness
CN109041414A (en) Circuit board structure and its preparation method

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18867069

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18867069

Country of ref document: EP

Kind code of ref document: A1