WO2019006851A1 - 一种amoled像素驱动电路及像素驱动方法 - Google Patents

一种amoled像素驱动电路及像素驱动方法 Download PDF

Info

Publication number
WO2019006851A1
WO2019006851A1 PCT/CN2017/101161 CN2017101161W WO2019006851A1 WO 2019006851 A1 WO2019006851 A1 WO 2019006851A1 CN 2017101161 W CN2017101161 W CN 2017101161W WO 2019006851 A1 WO2019006851 A1 WO 2019006851A1
Authority
WO
WIPO (PCT)
Prior art keywords
thin film
film transistor
scan signal
capacitor
voltage
Prior art date
Application number
PCT/CN2017/101161
Other languages
English (en)
French (fr)
Inventor
陈小龙
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Priority to KR1020207003613A priority Critical patent/KR102258258B1/ko
Priority to EP17916900.8A priority patent/EP3651147B1/en
Priority to US15/568,805 priority patent/US10204561B2/en
Priority to JP2019570377A priority patent/JP6788755B2/ja
Publication of WO2019006851A1 publication Critical patent/WO2019006851A1/zh

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3258Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266Details of drivers for scan electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3291Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0819Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0842Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0852Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0842Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0233Improving the luminance or brightness uniformity across the screen
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/04Maintaining the quality of display appearance
    • G09G2320/043Preventing or counteracting the effects of ageing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/04Maintaining the quality of display appearance
    • G09G2320/043Preventing or counteracting the effects of ageing
    • G09G2320/045Compensation of drifts in the characteristics of light emitting or modulating elements

Definitions

  • the present invention relates to the field of display technologies, and in particular, to an AMOLED pixel driving circuit and a pixel driving method.
  • OLED Organic Light Emitting Display
  • the display device has self-illumination, low driving voltage, high luminous efficiency, short response time, high definition and contrast, and nearly 180 °
  • the viewing angle and wide operating temperature range can realize many advantages such as flexible display and large-area full-color display, and become the most promising display device.
  • the traditional AMOLED pixel driver circuit is usually 2T1C. That is, two thin film transistors plus a capacitor structure convert the voltage into a current.
  • the existing 2T1C structure of the AMOLED pixel driving circuit includes the first thin film transistor T10. a second thin film transistor T20, a capacitor C10, and an organic light emitting diode D10.
  • the first thin film transistor T10 is a driving thin film transistor
  • the second thin film transistor T20 To switch the thin film transistor, the capacitor C10 is a storage capacitor.
  • the gate of the second thin film transistor T20 is connected to the scan signal Gate, and the source is connected to the data signal Data.
  • the drain is electrically connected to the gate of the first thin film transistor T10; the source of the first thin film transistor T10 is connected to the positive voltage of the power supply OVDD, and the drain is electrically connected to the organic light emitting diode D10
  • the anode of the organic light emitting diode D10 is connected to the power supply negative voltage OVSS.
  • One end of the capacitor C10 is electrically connected to the gate of the first thin film transistor T10, and the other end is electrically connected to the first thin film transistor.
  • the source of T10. When the 2T1C pixel driving circuit drives the AMOLED, the current flowing through the organic light emitting diode D10 satisfies:
  • I k ⁇ ( Vgs-Vth ) 2 ;
  • I is the current flowing through the organic light emitting diode D10
  • k is the intrinsic conduction factor of the driving thin film transistor
  • Vgs The voltage difference between the gate and the source of the first thin film transistor T10
  • Vth is the threshold voltage of the first thin film transistor T10, and it can be seen that the organic light emitting diode D10 flows.
  • the current is related to the threshold voltage of the driving thin film transistor.
  • the threshold voltage of the driving thin film transistor in each pixel driving circuit in the panel is different due to factors such as instability of the panel process. Even if an equal data voltage is applied to the driving thin film transistors in the respective pixel driving circuits, the current flowing into the organic light emitting diodes is made inconsistent, thereby affecting the uniformity of the display image quality.
  • the material of the thin film transistor may be aged and mutated, causing the threshold voltage of the driving thin film transistor to drift, and the aging degree of the thin film transistor material is different, and the threshold voltage drift of each driving thin film transistor The amount is also different, so that the panel display unevenness occurs, and the turn-on voltage of the driving thin film transistor rises, and the current flowing into the organic light emitting diode decreases, causing problems such as lower panel luminance and lower luminous efficiency.
  • the object of the present invention is to provide an AMOLED
  • the pixel driving circuit and the pixel driving method can improve the uniformity of the panel display, the brightness of the panel, and the luminous efficiency.
  • an AMOLED pixel driving circuit which includes:
  • An anode of the organic light emitting diode is connected to a positive voltage of the power source; an anode of the organic light emitting diode is electrically connected to a source of the fifth thin film transistor, and a cathode of the organic light emitting diode is respectively connected to the fifth thin film transistor.
  • the drain and the source of the fourth thin film transistor are electrically connected; the gate of the fifth thin film transistor is connected to the first scan signal;
  • a gate of the fourth thin film transistor is connected to a third scan signal; a drain of the fourth thin film transistor is respectively connected to one end of the second capacitor, a drain of the third thin film transistor, and the first thin film The source of the transistor is electrically connected;
  • a gate of the third thin film transistor is connected to a second scan signal, and a source of the third thin film transistor is connected to a data voltage;
  • the other end of the second capacitor is electrically connected to one end of the first capacitor, and the other end of the first capacitor is grounded;
  • a gate of the first thin film transistor is electrically connected to a node between the second capacitor and the first capacitor, and a drain of the first thin film transistor and a source of the second thin film transistor respectively The drain of the sixth thin film transistor is electrically connected;
  • a gate of the second thin film transistor is connected to the first scan signal, and a drain of the second thin film transistor is electrically connected to a node between the second capacitor and the first capacitor;
  • a gate of the sixth thin film transistor is connected to a third scan signal, and a source of the sixth thin film transistor is connected to a voltage negative voltage;
  • the first thin film transistor is a driving thin film transistor
  • the fifth thin film transistor is a switching thin film transistor
  • the fifth thin film transistor and the sixth thin film transistor are both P-type thin film transistor.
  • the first thin film transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the sixth thin film transistor are all low temperature polysilicon thin film transistors and oxides One of a semiconductor thin film transistor and an amorphous silicon thin film transistor.
  • the first scan signal, the second scan signal, and the third scan signal are each generated by an external timing controller.
  • the first scan signal, the second scan signal, and the third scan signal are combined to sequentially correspond to an initialization phase, a threshold voltage storage phase, and an illumination display phase;
  • the first scan signal and the third scan signal are both low, and the second scan signal is high;
  • the first scan signal and the second scan signal are both low, and the third scan signal is high;
  • both the first scan signal and the second scan signal are at a high potential, and the third scan signal is at a low potential.
  • an AMOLED pixel driving circuit which includes:
  • An anode of the organic light emitting diode is connected to a positive voltage of the power source; an anode of the organic light emitting diode is electrically connected to a source of the fifth thin film transistor, and a cathode of the organic light emitting diode is respectively connected to the fifth thin film transistor.
  • the drain and the source of the fourth thin film transistor are electrically connected; the gate of the fifth thin film transistor is connected to the first scan signal;
  • a gate of the fourth thin film transistor is connected to a third scan signal; a drain of the fourth thin film transistor is respectively connected to one end of the second capacitor, a drain of the third thin film transistor, and the first thin film The source of the transistor is electrically connected;
  • a gate of the third thin film transistor is connected to a second scan signal, and a source of the third thin film transistor is connected to a data voltage;
  • the other end of the second capacitor is electrically connected to one end of the first capacitor, and the other end of the first capacitor is grounded;
  • a gate of the first thin film transistor is electrically connected to a node between the second capacitor and the first capacitor, and a drain of the first thin film transistor and a source of the second thin film transistor respectively The drain of the sixth thin film transistor is electrically connected;
  • a gate of the second thin film transistor is connected to the first scan signal, and a drain of the second thin film transistor is electrically connected to a node between the second capacitor and the first capacitor;
  • the gate of the sixth thin film transistor is connected to a third scan signal, and the source of the sixth thin film transistor is connected to a voltage negative voltage.
  • the first thin film transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the sixth thin film transistor are all low temperature polysilicon thin film transistors and oxides One of a semiconductor thin film transistor and an amorphous silicon thin film transistor.
  • the first scan signal, the second scan signal, and the third scan signal are each generated by an external timing controller.
  • the first thin film transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the sixth thin film transistor are all P-type thin film transistors.
  • the first scan signal, the second scan signal, and the third scan signal are combined to sequentially correspond to an initialization phase, a threshold voltage storage phase, and an illumination display phase;
  • the first scan signal and the third scan signal are both low, and the second scan signal is high;
  • the first scan signal and the second scan signal are both low, and the third scan signal is high;
  • both the first scan signal and the second scan signal are at a high potential, and the third scan signal is at a low potential.
  • the first thin film transistor is a driving thin film transistor
  • the fifth thin film transistor is a switching thin film transistor
  • the invention also provides an AMOLED pixel driving method, which comprises the following steps:
  • the AMOLED pixel driving circuit includes:
  • An anode of the organic light emitting diode is connected to a positive voltage of the power source; an anode of the organic light emitting diode is electrically connected to a source of the fifth thin film transistor, and a cathode of the organic light emitting diode is respectively connected to the fifth thin film transistor.
  • the drain and the source of the fourth thin film transistor are electrically connected; the gate of the fifth thin film transistor is connected to the first scan signal;
  • a gate of the fourth thin film transistor is connected to a third scan signal; a drain of the fourth thin film transistor is respectively connected to one end of the second capacitor, a drain of the third thin film transistor, and the first thin film The source of the transistor is electrically connected;
  • a gate of the third thin film transistor is connected to a second scan signal, and a source of the third thin film transistor is connected to a data voltage
  • the other end of the second capacitor is electrically connected to one end of the first capacitor, and the other end of the first capacitor is grounded;
  • a gate of the first thin film transistor is electrically connected to a node between the second capacitor and the first capacitor, and a drain of the first thin film transistor and a source of the second thin film transistor respectively The drain of the sixth thin film transistor is electrically connected;
  • a gate of the second thin film transistor is connected to the first scan signal, and a drain of the second thin film transistor is electrically connected to a node between the second capacitor and the first capacitor;
  • a gate of the sixth thin film transistor is connected to a third scan signal, and a source of the sixth thin film transistor is connected to a voltage negative voltage;
  • the first scan signal provides a low potential, the second and fifth thin film transistors are turned on; the second scan signal provides a high potential, the third thin film transistor is turned off; the third scan The signal provides a low potential, the fourth and sixth thin film transistors are turned on; the voltage of the source of the first thin film transistor is equal to the positive voltage of the power supply, and the voltage of the gate of the first thin film transistor is equal to the negative of the power supply Voltage;
  • the first scan signal provides a low potential, the second and fifth thin film transistors are turned on; the second scan signal provides a low potential, the third thin film transistor is turned on; and the third scan The signal provides a high potential, the fourth and sixth thin film transistors are turned off; the voltage of the source of the first thin film transistor is equal to the data voltage, and the voltage of the gate of the first thin film transistor is changed to Vdata-Vth, wherein Vdata is a data voltage, and Vth is a threshold voltage of the first thin film transistor;
  • the first scan signal provides a high potential, the second and fifth thin film transistors are turned off; the second scan signal provides a high potential, the third thin film transistor is turned off; The scan signal provides a low potential, the fourth and sixth thin film transistors are turned on; the organic light emitting diode emits light, and a current flowing through the organic light emitting diode is independent of a threshold voltage of the first thin film transistor.
  • AMOLED in the present invention in the light emitting display stage, a voltage of a source of the first thin film transistor is changed to a set voltage, wherein the set voltage is a positive voltage of the power source and a voltage of the organic light emitting diode
  • the difference between the voltages of the gate of the first thin film transistor is changed to Vdata-Vth + ⁇ V such that a current flowing through the organic light emitting diode is independent of a threshold voltage of the first thin film transistor, wherein ⁇ V
  • the effect of the voltage of the source of the first thin film transistor on the voltage of the gate of the first thin film transistor after the data voltage is changed to the set voltage.
  • the first thin film transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the sixth thin film transistor are all low temperature polysilicon One of a thin film transistor, an oxide semiconductor thin film transistor, and an amorphous silicon thin film transistor.
  • the first scan signal, the second scan signal, and the third scan signal are each generated by an external timing controller.
  • the first thin film transistor is a driving thin film transistor
  • the fifth thin film transistor is a switching thin film transistor
  • the first thin film transistor, the second thin film transistor, the third thin film transistor, the fourth thin film transistor, the fifth thin film transistor, and the sixth thin film transistor are both P Thin film transistor.
  • AMOLED pixel driving circuit and pixel driving method of the present invention By improving the existing pixel driving circuit, the influence of the threshold voltage of the driving thin film transistor on the organic light emitting diode is eliminated, the display uniformity of the panel is improved, and the panel is avoided with the OLED.
  • the aging of the device causes problems such as reduced brightness and reduced luminous efficiency.
  • Figure 1 is a circuit diagram of a conventional 2T1C pixel driving circuit for AMOLED
  • FIG. 2 is a circuit diagram of an existing 8T2C pixel driving circuit for AMOLED
  • Figure 3 is a circuit diagram of an existing 8T1C pixel driving circuit for AMOLED
  • FIG. 4 is a circuit diagram of an AMOLED pixel driving circuit of the present invention.
  • FIG. 5 is a timing diagram of an AMOLED pixel driving circuit of the present invention.
  • FIG. 6 is a schematic diagram of step 2 of the AMOLED pixel driving method of the present invention.
  • step 3 of the AMOLED pixel driving method of the present invention is a schematic diagram of step 3 of the AMOLED pixel driving method of the present invention.
  • FIG. 8 is a schematic diagram of step 4 of the AMOLED pixel driving method of the present invention.
  • AMOLED is generally used in the prior art.
  • the pixel driving circuit is improved to increase the thin film transistor and the corresponding control signal to compensate the threshold voltage of the driving thin film transistor, so that the current flowing through the organic light emitting diode is independent of the threshold voltage of the driving thin film transistor.
  • the existing AMOLED pixel driving circuit adopts the structure of 8T2C, that is, eight thin film transistors plus two capacitors, including the first thin film transistor T21 and the second thin film transistor T22.
  • the third thin film transistor T23, the fourth thin film transistor T24, the fifth thin film transistor T25, the sixth thin film transistor T26, the seventh thin film transistor T27, and the eighth thin film transistor T28 The first capacitor C20, the second capacitor C21 and the organic light emitting diode D20 are connected to each other by the gate of the first thin film transistor T21.
  • the source is connected to the data signal DL, and the drain is electrically connected to the first node a.
  • the gate of the second thin film transistor T22 is connected to the scan signal Sn-1, and the source is electrically connected to the first node a and the first capacitor C20 At one end, the drain is electrically connected to the second node b, the anode of the organic light emitting diode D20 is electrically connected to the second node b, and the cathode is connected to the common ground voltage VSS.
  • the gate of the third thin film transistor T23 is connected to the scan signal S2, and the source is electrically connected to the power supply high voltage VDDH
  • the drain is electrically connected to the third node c.
  • the first gate of the eighth thin film transistor T28 is a, the source is electrically connected to the third node c, and the drain is electrically connected to the second node b.
  • Fourth thin film transistor T24 The gate is connected to the scan signal Sn-1, the source is electrically connected to the third node c, and the drain is electrically connected to the fifth node e.
  • the other end of the first capacitor C20 is electrically connected to the fourth node d.
  • the gate of the fifth thin film transistor T25 is connected to the scan signal S2
  • the source is electrically connected to the fourth node d, and the drain is connected to the common ground voltage VSS.
  • One end of the second capacitor C21 is connected to the fourth node d, and the other end is electrically connected to the fifth node e.
  • the gate of the sixth thin film transistor T26 is connected to the scan signal S2, and the source is connected to the light-emitting brightness adjustment voltage Vr
  • the drain is electrically connected to the fifth node e.
  • the gate of the seventh thin film transistor T27 is connected to the scan signal Sn-2, the source is connected to the voltage low voltage VDDL, and the drain is electrically connected to the fifth node e.
  • the above 8T2C architecture can eliminate the Vth driving the TFT, the TFT used.
  • the large number of panels reduces the aperture ratio of the panel, thereby reducing the display brightness, and more TFTs also cause parasitic capacitance problems.
  • the architecture requires an additional power supply, Vr, resulting in a more complex hardware structure.
  • FIG. 3 another existing AMOLED pixel driver circuit uses 8T1C.
  • the structure that is, the structure of eight thin film transistors plus one capacitor, including the first thin film transistor T31, the second thin film transistor T32, the third thin film transistor T33, and the fourth thin film transistor T34 , fifth thin film transistor T35 , sixth thin film transistor T36 , seventh thin film transistor T37 , eighth thin film transistor T38 , capacitor C30 and organic light emitting diode D30
  • the specific connection mode of each component is: the gate of the first thin film transistor T31 is connected to the scan signal S2, the source is connected to the reference voltage Vref, the drain is electrically connected to one end of the capacitor C30, and the seventh thin film transistor is connected.
  • the source of the T37, the other end of the capacitor C30 is connected to the source of the third thin film transistor T33 and the gate of the fifth thin film transistor T35, and the drain of the third thin film transistor T33 is connected to the fourth thin film transistor.
  • the source of T34 and the drain of the second thin film transistor T32, and the gates of the third thin film transistor T33 and the fourth thin film transistor T34 are connected to the scan signal S2.
  • Second thin film transistor T32 The gate is connected to the scan signal S1, and the source of the second thin film transistor T32 is connected to the voltage Vini.
  • the drain of the fourth thin film transistor T34 is connected to the drain of the fifth thin film transistor T35 and the organic light emitting diode D30
  • the anode, the cathode of the organic light emitting diode D30 is connected to the negative voltage of the power supply VSS, and the source of the fifth thin film transistor T35 is connected to the drain of the eighth thin film transistor T38 and the seventh thin film transistor T37.
  • the drain of the seventh thin film transistor T37 is connected to the drain of the sixth thin film transistor T36, and the source of the sixth thin film transistor T36 is connected to the power supply positive voltage VDD, and the sixth thin film transistor T36
  • the gate of the gate and the seventh thin film transistor T37 are both connected to the scan signal S3
  • the gate of the eighth thin film transistor T38 is connected to the scan signal S2
  • the source of the eighth thin film transistor T38 is connected to the data voltage. Vdata.
  • the above 8T1C architecture can eliminate the Vth driving the TFT, the TFT used.
  • the large number of panels reduces the aperture ratio of the panel, thereby reducing the display brightness, and more TFTs also cause parasitic capacitance problems.
  • the architecture requires two additional power supplies, Vref and Vini. Therefore, there are more input sources.
  • FIG. 4 is a circuit diagram of the AMOLED pixel driving circuit of the present invention.
  • the AMOLED pixel driving circuit of the present invention includes a first thin film transistor T1 and a second thin film transistor.
  • T2 third thin film transistor T3, fourth thin film transistor T4, fifth thin film transistor T5, sixth thin film transistor T6, first capacitor C1, second capacitor C2, and organic light emitting diode D1.
  • the first thin film transistor T1 is a driving thin film transistor
  • the fifth thin film transistor T5 is a switching thin film transistor.
  • the specific components are connected as follows: the anode of the organic light emitting diode D1 is connected to the positive voltage of the power supply OVDD An anode of the organic light emitting diode D1 is electrically connected to a source of the fifth thin film transistor T5, and a cathode of the organic light emitting diode D1 and the fifth thin film transistor T5 are respectively.
  • the drain of the fourth thin film transistor T4 is electrically connected; the gate of the fifth thin film transistor T5 is connected to the first scan signal Scan1.
  • the gate of the fourth thin film transistor T4 is connected to the third scan signal Scan3; the fourth thin film transistor T4 The drains are electrically connected to one end of the second capacitor C2, the drain of the third thin film transistor T3, and the source of the first thin film transistor T2.
  • the gate of the third thin film transistor T3 is connected to the second scan signal Scan2, and the third thin film transistor T3 The source is connected to the data voltage Vdata.
  • the other end of the second capacitor C2 is electrically connected to one end of the first capacitor C1, and the first capacitor C1 The other end is grounded.
  • the nodes of the first thin film transistor T1 are electrically connected to the drains of the second thin film transistor T2 and the drain of the sixth thin film transistor T6, respectively.
  • the gate of the second thin film transistor T2 is connected to the first scan signal Scan1, and the second thin film transistor T2 The drain is electrically connected to a node between the second capacitor C2 and the first capacitor C1.
  • the gate of the sixth thin film transistor T6 is connected to the third scan signal Scan3, and the sixth thin film transistor T6
  • the source is connected to a voltage negative voltage OVSS.
  • the first thin film transistor T1, the second thin film transistor T2, the third thin film transistor T3, and the fourth thin film transistor T4 are each one of a low temperature polysilicon thin film transistor, an oxide semiconductor thin film transistor, and an amorphous silicon thin film transistor.
  • the first scan signal Scan1, the second scan signal Scan2, and the third scan signal Scan3 Both are generated by an external timing controller.
  • the first thin film transistor T1, the second thin film transistor T2, the third thin film transistor T3, and the fourth thin film transistor T4 are both P-type thin film transistors.
  • the first scan signal Scan1, the second scan signal Scan2, and the third scan signal Scan3 Phase combination corresponding to an initialization phase, a threshold voltage storage phase, and an illumination display phase;
  • the present invention also provides an AMOLED
  • the pixel driving method includes the following steps:
  • the first scan signal Scan1 And the third scan signal Scan3 is both low, and the second scan signal Scan2 is high.
  • the first scan signal Scan1 provides a low potential, and the second and fifth thin film transistors T2 and T5 Turning on; the second scan signal Scan2 provides a high potential, the third thin film transistor T3 is turned off; the third scan signal Scan3 provides a low potential, the fourth and sixth thin film transistors T4, T6 is on. Since the fifth thin film transistor T5 and the fourth thin film transistor T4 are turned on, the third thin film transistor T3 is turned off, and OVDD is passed through the fifth thin film transistor T5 and the fourth thin film transistor T4. The source (s point) of the first thin film transistor is charged such that the voltage Vs of the source of the first thin film transistor T1 is equal to the power supply positive voltage OVDD.
  • the second thin film transistor T2 is turned on, so that OVSS passes through the sixth thin film transistor T6 and the second thin film transistor T2 to the gate of the first thin film transistor T1 (g The charging is performed, that is, the voltage Vg of the gate of the first thin film transistor is equal to the power supply negative voltage OVSS.
  • the organic light emitting diode D1 Since the fifth thin film transistor T5 is turned on, the organic light emitting diode D1 does not emit light, and this stage completes the g point and s. Initialization of the point potential.
  • the first scan signal Scan1 is during the threshold voltage storage phase, i.e., the period t1-t2 And the second scan signal Scan2 is low, and the third scan signal Scan3 is high.
  • the first scan signal Scan1 provides a low potential, and the second and fifth thin film transistors T2 and T5 Turning on; the second scan signal Scan2 provides a low potential, the third thin film transistor T3 is turned on; the third scan signal Scan3 provides a high potential, the fourth and sixth thin film transistors T4, T6 is off.
  • the fourth thin film transistor T4 Since the fourth thin film transistor T4 is turned off, the third thin film transistor T3 is turned on, and Vdata is passed through the third thin film transistor T3. Charging the source (s point) of the first thin film transistor such that the potential Vs of the s point is equal to the data voltage Vdata; that is, the first thin film transistor T1 The voltage of the source is equal to the data voltage.
  • the sixth thin film transistor T6 is turned off, the second thin film transistor T2 is turned on, and the g point potential is charged by T2, T1, T3 until s point and g The pinch between the dots is cut off when the threshold voltage Vth of the thin film transistor (T1) is driven.
  • Vs-Vg Vth ;
  • Vs Vdata
  • Vg Vdata-Vth
  • Vth is the threshold voltage of the first thin film transistor T1.
  • the first scan signal Scan1 is displayed during the illumination display phase, i.e., during the t2-t3 period. And the second scan signal Scan2 is high, and the third scan signal Scan3 is low.
  • the first scan signal Scan1 provides a high potential, and the second and fifth thin film transistors T2 and T5 Turning off; the second scan signal Scan2 provides a high potential, the third thin film transistor T3 is turned off; the third scan signal Scan3 provides a low potential, the fourth and sixth thin film transistors T4, T6 is turned on; since the fifth thin film transistor T5 is turned off, the organic light emitting diode D1 emits light, and the current flowing through the organic light emitting diode is independent of the threshold voltage of the first thin film transistor T1.
  • the fourth thin film transistor T4 is turned on, so that the s point potential Vs becomes as follows:
  • Vs OVDD - V OLED ;
  • the V OLED is the voltage of the organic light emitting diode D1, that is, the voltage of the source of the first thin film transistor T1 is changed to a set voltage, and the set voltage is the positive voltage OVDD of the power supply and the organic light emitting diode The difference between the voltage V OLEDs .
  • the g-potential potential Vg can be obtained by the capacitive coupling theorem as follows:
  • Vg Vdata-Vth + ⁇ V ;
  • ⁇ V (OVDD - V OLED - Vdata) * C2 / (C1 + C2) ;
  • ⁇ V is the first thin film transistor T1
  • C1 is the capacitance value of the first capacitor
  • C2 is the capacitance value of the second capacitor
  • the pinch voltage Vsg between the s point and the g point becomes the following:
  • the current of the organic light emitting diode is independent of the threshold voltage Vth of the driving thin film transistor (T1), and the threshold voltage is eliminated.
  • Vth the threshold voltage
  • the effect of Vth on the organic light-emitting diodes improves the uniformity and luminous efficiency of the panel display.
  • the pixel driving circuit and the pixel driving method improve the existing pixel driving circuit, thereby eliminating the influence of the threshold voltage of the driving thin film transistor on the organic light emitting diode, improving the uniformity of the panel display, and avoiding the panel accompanying Problems such as reduced brightness and reduced luminous efficiency of aging of OLED devices.

Abstract

一种AMOLED像素驱动电路及像素驱动方法,驱动电路包括:有机发光二极管(D1)的阳极与第五薄膜晶体管(T5)的源极电性连接,有机发光二极管(D1)的阴极分别与第五薄膜晶体管(T5)的漏极以及第四薄膜晶体管(T4)的源极电性连接;第五薄膜晶体管(T5)的栅极接入第一扫描信号(Scan1);第四薄膜晶体管(T4)的栅极接入第三扫描信号(Scan3);第四薄膜晶体管(T4)的漏极分别与第二电容(C2)的一端、第三薄膜晶体管(T3)的漏极以及第一薄膜晶体管(T1)的源极电性连接;第三薄膜晶体管(T3)的栅极接入第二扫描信号(Scan2),第三薄膜晶体管(T3)的源极接入数据电压(Vdata)。

Description

一种AMOLED像素驱动电路及像素驱动方法 技术领域
本发明涉及显示技术领域,特别是涉及一种 AMOLED 像素驱动电路及像素驱动方法。
背景技术
有机发光二极管( Organic Light Emitting Display , OLED )显示装置具有自发光、驱动电压低、发光效率高、响应时间短、清晰度与对比度高、近 180 °视角、使用温度范围宽,可实现柔性显示与大面积全色显示等诸多优点,成为最有发展潜力的显示装置。
传统的 AMOLED 像素驱动电路通常为 2T1C ,即两个薄膜晶体管加一个电容的结构,将电压变换为电流。
如图 1 所示,现有的 2T1C 结构的 AMOLED 像素驱动电路,包括第一薄膜晶体管 T10 、第二薄膜晶体管 T20 、电容 C10 及有机发光二极管 D10 ,所述第一薄膜晶体管 T10 为驱动薄膜晶体管,所述第二薄膜晶体管 T20 为开关薄膜晶体管,所述电容 C10 为存储电容。具体地,所述第二薄膜晶体管 T20 的栅极接入扫描信号 Gate ,源极接入数据信号 Data ,漏极电性连接第一薄膜晶体管 T10 的栅极;所述第一薄膜晶体管 T10 的源极接入电源正电压 OVDD ,漏极电性连接有机发光二极管 D10 的阳极;有机发光二极管 D10 的阴极接入电源负电压 OVSS 。电容 C10 的一端电性连接第一薄膜晶体管 T10 的栅极,另一端电性连接第一薄膜晶体管 T10 的源极。该 2T1C 像素驱动电路在对 AMOLED 进行驱动时,流过有机发光二极管 D10 的电流满足:
I=k ×( Vgs-Vth ) 2
其中, I 为流过有机发光二极管 D10 的电流, k 为驱动薄膜晶体管的本征导电因子, Vgs 为第一薄膜晶体管 T10 栅极和源极间的电压差, Vth 为第一薄膜晶体管 T10 的阈值电压,可见流过有机发光二极管 D10 的电流与驱动薄膜晶体管的阈值电压相关。
由于面板制程的不稳定性等因素,使得面板内每个像素驱动电路内的驱动薄膜晶体管的阈值电压产生差别。即使将相等的数据电压施加到各个像素驱动电路内的驱动薄膜晶体管,也会使得流入有机发光二极管的电流不一致,从而影响显示图像质量的均一性。且随着驱动薄膜晶体管的驱动时间的变长,薄膜晶体管的材料会出现老化、变异,导致驱动薄膜晶体管的阈值电压产生漂移,且薄膜晶体管材料的老化程度不同,各驱动薄膜晶体管的阈值电压漂移量也不同,从而出现面板显示不均的现象,同时会使驱动薄膜晶体管的开启电压上升,流入有机发光二极管的电流降低,导致面板亮度降低、发光效率下降等问题。
因此,有必要提供一种 AMOLED 像素驱动电路及像素驱动方法,以解决现有技术所存在的问题。
技术问题
本发明的目的在于提供一种 AMOLED 像素驱动电路及像素驱动方法,能够提高面板显示的均一性、面板的亮度以及发光效率。
技术解决方案
为解决上述技术问题,本发明提供一种 AMOLED 像素驱动电路,其包括:
第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第一电容、第二电容以及有机发光二极管;
所述有机发光二极管的阳极接入电源正电压;所述有机发光二极管的阳极与所述第五薄膜晶体管的源极电性连接,所述有机发光二极管的阴极分别与所述第五薄膜晶体管的漏极以及所述第四薄膜晶体管的源极电性连接;所述第五薄膜晶体管的栅极接入第一扫描信号;
所述第四薄膜晶体管的栅极接入第三扫描信号;所述第四薄膜晶体管的漏极分别与所述第二电容的一端、所述第三薄膜晶体管的漏极以及所述第一薄膜晶体管的源极电性连接;
所述第三薄膜晶体管的栅极接入第二扫描信号,所述第三薄膜晶体管的源极接入数据电压;
所述第二电容的另一端与所述第一电容的一端电性连接,所述第一电容的另一端接地;
所述第一薄膜晶体管的栅极与所述第二电容和所述第一电容之间的节点电性连接,所述第一薄膜晶体管的漏极分别与所述第二薄膜晶体管的源极以及所述第六薄膜晶体管的漏极电性连接;
所述第二薄膜晶体管的栅极接入第一扫描信号,所述第二薄膜晶体管的漏极与所述第二电容和所述第一电容之间的节点电性连接;
所述第六薄膜晶体管的栅极接入第三扫描信号,所述第六薄膜晶体管的源极接入电压负电压;
所述第一薄膜晶体管为驱动薄膜晶体管,所述第五薄膜晶体管为开关薄膜晶体管;所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为 P 型薄膜晶体管。
在本发明的 AMOLED 像素驱动电路中, 所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
在本发明的 AMOLED 像素驱动电路中, 所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号均通过外部时序控制器产生。
在本发明的 AMOLED 像素驱动电路中, 所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号相组合,先后对应于初始化阶段、阈值电压存储阶段以及发光显示阶段;
在所述初始化阶段,所述第一扫描信号和所述第三扫描信号都为低电位,所述第二扫描信号为高电位;
在所述阈值电压存储阶段,所述第一扫描信号和所述第二扫描信号都为低电位,所述第三扫描信号为高电位;
在所述发光显示阶段,所述第一扫描信号和所述第二扫描信号都为高电位,所述第三扫描信号为低电位。
为解决上述技术问题,本发明提供一种 AMOLED 像素驱动电路,其包括:
第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第一电容、第二电容以及有机发光二极管;
所述有机发光二极管的阳极接入电源正电压;所述有机发光二极管的阳极与所述第五薄膜晶体管的源极电性连接,所述有机发光二极管的阴极分别与所述第五薄膜晶体管的漏极以及所述第四薄膜晶体管的源极电性连接;所述第五薄膜晶体管的栅极接入第一扫描信号;
所述第四薄膜晶体管的栅极接入第三扫描信号;所述第四薄膜晶体管的漏极分别与所述第二电容的一端、所述第三薄膜晶体管的漏极以及所述第一薄膜晶体管的源极电性连接;
所述第三薄膜晶体管的栅极接入第二扫描信号,所述第三薄膜晶体管的源极接入数据电压;
所述第二电容的另一端与所述第一电容的一端电性连接,所述第一电容的另一端接地;
所述第一薄膜晶体管的栅极与所述第二电容和所述第一电容之间的节点电性连接,所述第一薄膜晶体管的漏极分别与所述第二薄膜晶体管的源极以及所述第六薄膜晶体管的漏极电性连接;
所述第二薄膜晶体管的栅极接入第一扫描信号,所述第二薄膜晶体管的漏极与所述第二电容和所述第一电容之间的节点电性连接;
所述第六薄膜晶体管的栅极接入第三扫描信号,所述第六薄膜晶体管的源极接入电压负电压。
在本发明的 AMOLED 像素驱动电路中, 所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
在本发明的 AMOLED 像素驱动电路中, 所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号均通过外部时序控制器产生。
在本发明的 AMOLED 像素驱动电路中, 所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为 P 型薄膜晶体管。
在本发明的 AMOLED 像素驱动电路中, 所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号相组合,先后对应于初始化阶段、阈值电压存储阶段以及发光显示阶段;
在所述初始化阶段,所述第一扫描信号和所述第三扫描信号都为低电位,所述第二扫描信号为高电位;
在所述阈值电压存储阶段,所述第一扫描信号和所述第二扫描信号都为低电位,所述第三扫描信号为高电位;
在所述发光显示阶段,所述第一扫描信号和所述第二扫描信号都为高电位,所述第三扫描信号为低电位。
在本发明的 AMOLED 像素驱动电路中, 所述第一薄膜晶体管为驱动薄膜晶体管,所述第五薄膜晶体管为开关薄膜晶体管。
本发明还提供一种 AMOLED 像素驱动方法,其包括如下步骤:
提供 AMOLED 像素驱动电路;
进入初始化阶段;
进入阈值电压存储阶段;以及
进入发光显示阶段;
其中所述 AMOLED 像素驱动电路包括:
第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第一电容、第二电容以及有机发光二极管;
所述有机发光二极管的阳极接入电源正电压;所述有机发光二极管的阳极与所述第五薄膜晶体管的源极电性连接,所述有机发光二极管的阴极分别与所述第五薄膜晶体管的漏极以及所述第四薄膜晶体管的源极电性连接;所述第五薄膜晶体管的栅极接入第一扫描信号;
所述第四薄膜晶体管的栅极接入第三扫描信号;所述第四薄膜晶体管的漏极分别与所述第二电容的一端、所述第三薄膜晶体管的漏极以及所述第一薄膜晶体管的源极电性连接;
所述第三薄膜晶体管的栅极接入第二扫描信号,所述第三薄膜晶体管的源极接入数据电压,
所述第二电容的另一端与所述第一电容的一端电性连接,所述第一电容的另一端接地;
所述第一薄膜晶体管的栅极与所述第二电容和所述第一电容之间的节点电性连接,所述第一薄膜晶体管的漏极分别与所述第二薄膜晶体管的源极以及所述第六薄膜晶体管的漏极电性连接;
所述第二薄膜晶体管的栅极接入第一扫描信号,所述第二薄膜晶体管的漏极与所述第二电容和所述第一电容之间的节点电性连接;
所述第六薄膜晶体管的栅极接入第三扫描信号,所述第六薄膜晶体管的源极接入电压负电压;
在所述初始化阶段,所述第一扫描信号提供低电位,所述第二、第五薄膜晶体管打开;所述第二扫描信号提供高电位,所述第三薄膜晶体管关闭;所述第三扫描信号提供低电位,所述第四、第六薄膜晶体管打开;所述第一薄膜晶体管的源极的电压等于所述电源正电压,所述第一薄膜晶体管的栅极的电压等于所述电源负电压;
在阈值电压存储阶段,所述第一扫描信号提供低电位,所述第二、第五薄膜晶体管打开;所述第二扫描信号提供低电位,所述第三薄膜晶体管打开;所述第三扫描信号提供高电位,所述第四、第六薄膜晶体管关闭;所述第一薄膜晶体管的源极的电压等于所述数据电压,所述第一薄膜晶体管的栅极的电压变化至 Vdata-Vth ,其中 Vdata 为数据电压, Vth 为所述第一薄膜晶体管的阈值电压;
在所述发光显示阶段,所述第一扫描信号提供高电位,所述第二、第五薄膜晶体管关闭;所述第二扫描信号提供高电位,所述第三薄膜晶体管关闭;所述第三扫描信号提供低电位,所述第四、第六薄膜晶体管打开;所述有机发光二极管发光,且流经所述有机发光二极管的电流与所述第一薄膜晶体管的阈值电压无关。
在本发明的 AMOLED 像素驱动方法中,在所述发光显示阶段,所述第一薄膜晶体管的源极的电压变化至设定电压,其中所述设定电压为所述电源正电压与所述有机发光二极管的电压之间的差值,所述第一薄膜晶体管的栅极的电压变化至 Vdata-Vth + δV ,以使流经所述有机发光二极管的电流与所述第一薄膜晶体管的阈值电压无关,其中 δV 为所述第一薄膜晶体管的源极的电压由数据电压变化至所述设定电压后对所述第一薄膜晶体管的栅极的电压产生的影响。
在本发明的 AMOLED 像素驱动方法中,所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
在本发明的 AMOLED 像素驱动方法中,所述第一扫描信号、所述第二扫描信号及所述第三扫描信号均通过外部时序控制器产生。
在本发明的 AMOLED 像素驱动方法中,所述第一薄膜晶体管为驱动薄膜晶体管,所述第五薄膜晶体管为开关薄膜晶体管。
在本发明的 AMOLED 像素驱动方法中,所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为 P 型薄膜晶体管。
有益效果
本发明的 AMOLED 像素驱动电路及像素驱动方法, 通过对现有的像素驱动电路进行改进,从而消除了驱动薄膜晶体管的阈值电压对有机发光二极管的影响,提高了面板显示均匀性,此外还避免了面板随 OLED 器件的老化而出现的亮度降低、发光效率下降等问题。
附图说明
图 1 为现有用于 AMOLED 的 2T1C 像素驱动电路的电路图;
图 2 为现有用于 AMOLED 的 8T2C 像素驱动电路的电路图;
图 3 为现有用于 AMOLED 的 8T1C 像素驱动电路的电路图;
图 4 为本发明的 AMOLED 像素驱动电路的电路图;
图 5 为本发明的 AMOLED 像素驱动电路的时序图;
图 6 为本发明的 AMOLED 像素驱动方法的步骤 2 的示意图;
图 7 为本发明的 AMOLED 像素驱动方法的步骤 3 的示意图;
图 8 为本发明的 AMOLED 像素驱动方法的步骤 4 的示意图。
本发明的最佳实施方式
以下各实施例的说明是参考附加的图式,用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语,例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本发明,而非用以限制本发明。在图中,结构相似的单元是以相同标号表示。
针对驱动薄膜晶体管阈值电压漂移的问题,现有技术中一般会对 AMOLED 像素驱动电路进行改进,增加薄膜晶体管及相应的控制信号,以对驱动薄膜晶体管的阈值电压进行补偿,使有机发光二极管在发光时,流过其的电流与驱动薄膜晶体管的阈值电压无关。请参阅图 2 ,现有的一种 AMOLED 像素驱动电路采用 8T2C 的结构,也即八个薄膜晶体管加两个电容的结构,包括第一薄膜晶体管 T21 、第二薄膜晶体管 T22 、第三薄膜晶体管 T23 、第四薄膜晶体管 T24 、第五薄膜晶体管 T25 、第六薄膜晶体管 T26 、第七薄膜晶体管 T27 、第八薄膜晶体管 T28 、第一电容 C20 、第二电容 C21 及有机发光二极管 D20 ,具体各元件的连接方式为:第一薄膜晶体管 T21 的栅极接入扫描信号 Sn ,源极接入数据信号 DL ,漏极电性连接第一节点 a 。第二薄膜晶体管 T22 的栅极接入扫描信号 Sn-1 ,源极电性连接第一节点 a 以及第一电容 C20 的一端,漏极电性连接第二节点 b ,有机发光二极管 D20 的阳极电性连接第二节点 b ,阴极接入公共接地电压 VSS 。
第三薄膜晶体管 T23 的栅极接入扫描信号 S2 ,源极电性连接电源高电压 VDDH ,漏极电性连接第三节点 c 。第八薄膜晶体管 T28 的栅极第一节点 a ,源极电性连接第三节点 c ,漏极电性连接第二节点 b 。第四薄膜晶体管 T24 的栅极接入扫描信号 Sn-1 ,源极电性连接第三节点 c ,漏极电性连接第五节点 e 。
第一电容 C20 的另一端电性连接第四节点 d 。第五薄膜晶体管 T25 的栅极接入扫描信号 S2 ,源极电性连接第四节点 d ,漏极接入公共接地电压 VSS 。
第二电容 C21 的一端连接第四节点 d ,另一端电性连接第五节点 e 。
第六薄膜晶体管 T26 的栅极接入扫描信号 S2 ,源极接入发光亮度调节电压 Vr ,漏极电性连接第五节点 e 。第七薄膜晶体管 T27 的栅极接入扫描信号 Sn-2 ,源极接入电压低电压 VDDL ,漏极电性连接第五节点 e 。
上述 8T2C 的架构虽然可以消除驱动 TFT 的 Vth ,但所用 TFT 的数量较多,会降低面板的开口率,从而降低显示亮度,且较多的 TFT 也会产生寄生电容等问题。另一方面,该架构需要额外电源 Vr ,导致硬件结构较复杂。
如图 3 所示,现有的另一种 AMOLED 像素驱动电路采用 8T1C 的结构,也即八个薄膜晶体管加一个电容的结构,包括第一薄膜晶体管 T31 、第二薄膜晶体管 T32 、第三薄膜晶体管 T33 、第四薄膜晶体管 T34 、第五薄膜晶体管 T35 、第六薄膜晶体管 T36 、第七薄膜晶体管 T37 、第八薄膜晶体管 T38 、电容 C30 及有机发光二极管 D30 ,具体各元件的连接方式为:第一薄膜晶体管 T31 的栅极接入扫描信号 S2 ,源极接入参考电压 Vref ,漏极电性连接电容 C30 的一端以及第七薄膜晶体管 T37 的源极,电容 C30 的另一端与第三薄膜晶体管 T33 的源极以及第五薄膜晶体管 T35 的栅极连接,第三薄膜晶体管 T33 的漏极连接第四薄膜晶体管 T34 的源极以及第二薄膜晶体管 T32 的漏极,第三薄膜晶体管 T33 和第四薄膜晶体管 T34 的栅极接入扫描信号 S2 。第二薄膜晶体管 T32 的栅极接入扫描信号 S1 ,第二薄膜晶体管 T32 的源极接入电压 Vini 。
第四薄膜晶体管 T34 的漏极连接第五薄膜晶体管 T35 的漏极和有机发光二极管 D30 的阳极,有机发光二极管 D30 的阴极接入电源负电压 VSS ,第五薄膜晶体管 T35 的源极连接第八薄膜晶体管 T38 的漏极以及第七薄膜晶体管 T37 的漏极,第七薄膜晶体管 T37 的源极与第六薄膜晶体管 T36 的漏极连接,第六薄膜晶体管 T36 的源极接入电源正电压 VDD ,第六薄膜晶体管 T36 的栅极和第七薄膜晶体管 T37 的栅极都接入扫描信号 S3 ,第八薄膜晶体管 T38 的栅极接入扫描信号 S2 ,第八薄膜晶体管 T38 的源极接入数据电压 Vdata 。
上述 8T1C 的架构虽然可以消除驱动 TFT 的 Vth ,但所用 TFT 的数量较多,会降低面板的开口率,从而降低显示亮度,且较多的 TFT 也会产生寄生电容等问题。另一方面,该架构需要两个额外电源 Vref 和 Vini ,因此输入信号源较多。
请参照图 4 ,图 4 为本发明的 AMOLED 像素驱动电路的电路图。
如图 4 所示,本发明的 AMOLED 像素驱动电路包括 第一薄膜晶体管 T1 、第二薄膜晶体管 T2 、第三薄膜晶体管 T3 、第四薄膜晶体管 T4 、第五薄膜晶体管 T5 、第六薄膜晶体管 T6 、第一电容 C1 、第二电容 C2 以及有机发光二极管 D1 。其中所述第一薄膜晶体管 T1 为驱动薄膜晶体管,所述第五薄膜晶体管 T5 为开关薄膜晶体管。
具体各元件的连接方式如下:所述有机发光二极管 D1 的阳极接入电源正电压 OVDD ;所述有机发光二极管 D1 的阳极与所述第五薄膜晶体管 T5 的源极电性连接,所述有机发光二极管 D1 的阴极分别与所述第五薄膜晶体管 T5 的漏极以及所述第四薄膜晶体管 T4 的源极电性连接;所述第五薄膜晶体管 T5 的栅极接入第一扫描信号 Scan1 。
所述第四薄膜晶体管 T4 的栅极接入第三扫描信号 Scan3 ;所述第四薄膜晶体管 T4 的漏极分别与所述第二电容 C2 的一端、所述第三薄膜晶体管 T3 的漏极以及所述第一薄膜晶体管 T2 的源极电性连接。
所述第三薄膜晶体管 T3 的栅极接入第二扫描信号 Scan2 ,所述第三薄膜晶体管 T3 的源极接入数据电压 Vdata 。
所述第二电容 C2 的另一端与所述第一电容 C1 的一端电性连接,所述第一电容 C1 的另一端接地。
所述第一薄膜晶体管 T1 的栅极与所述第二电容 C2 和所述第一电容 C1 之间的节点电性连接,所述第一薄膜晶体管 T1 的漏极分别与所述第二薄膜晶体管 T2 的源极以及所述第六薄膜晶体管 T6 的漏极电性连接。
所述第二薄膜晶体管 T2 的栅极接入第一扫描信号 Scan1 ,所述第二薄膜晶体管 T2 的漏极与所述第二电容 C2 和所述第一电容 C1 之间的节点电性连接。
所述第六薄膜晶体管 T6 的栅极接入第三扫描信号 Scan3 ,所述第六薄膜晶体管 T6 的源极接入电压负电压 OVSS 。
所述第一薄膜晶体管 T1 、第二薄膜晶体管 T2 、第三薄膜晶体管 T3 、第四薄膜晶体管 T4 、第五薄膜晶体管 T5 以及第六薄膜晶体管 T6 均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
所述第一扫描信号 Scan1 、第二扫描信号 Scan2 以及第三扫描信号 Scan3 均通过外部时序控制器产生。
所述第一薄膜晶体管 T1 、第二薄膜晶体管 T2 、第三薄膜晶体管 T3 、第四薄膜晶体管 T4 、第五薄膜晶体管 T5 以及第六薄膜晶体管 T6 均为 P 型薄膜晶体管。
所述第一扫描信号 Scan1 、第二扫描信号 Scan2 、及第三扫描信号 Scan3 相组合,先后对应于一初始化阶段、一阈值电压存储阶段、及一发光显示阶段;
基于上述 AMOLED 像素驱动电路,本发明还提供一种 AMOLED 像素驱动方法,包括如下步骤:
S101 、提供一 AMOLED 像素驱动电路。
具体请参阅图 4 和上文。
S102 、进入初始化阶段。
结合图 5 和 6 ,在所述初始化阶段也即 t0-t1 时段,所述第一扫描信号 Scan1 和所述第三扫描信号 Scan3 都为低电位,所述第二扫描信号 Scan2 为高电位。
所述第一扫描信号 Scan1 提供低电位,所述第二、第五薄膜晶体管 T2 、 T5 打开;所述第二扫描信号 Scan2 提供高电位,所述第三薄膜晶体管 T3 关闭;所述第三扫描信号 Scan3 提供低电位,所述第四、第六薄膜晶体管 T4 、 T6 打开。由于第五薄膜晶体管 T5 、第四薄膜晶体管 T4 开启,第三薄膜晶体管 T3 关闭, OVDD 通过第五薄膜晶体管 T5 、第四薄膜晶体管 T4 对第一薄膜晶体管的源极( s 点)进行充电,使得所述第一薄膜晶体管 T1 的源极的电压 Vs 等于电源正电压 OVDD 。由于第六薄膜晶体管 T6 、第二薄膜晶体管 T2 开启,使得 OVSS 通过第六薄膜晶体管 T6 、第二薄膜晶体管 T2 对所述第一薄膜晶体管 T1 的栅极( g 点)进行充电,也即所述第一薄膜晶体管的栅极的电压 Vg 等于电源负电压 OVSS 。
由于第五薄膜晶体管 T5 开启,因此有机发光二极管 D1 不发光,此阶段完成对 g 点和 s 点电位的初始化。
S103 、进入阈值电压存储阶段。
结合图 5 和 7 ,在该阈值电压存储阶段也即 t1-t2 时段,所述第一扫描信号 Scan1 和所述第二扫描信号 Scan2 都为低电位,所述第三扫描信号 Scan3 为高电位。
所述第一扫描信号 Scan1 提供低电位,所述第二、第五薄膜晶体管 T2 、 T5 打开;所述第二扫描信号 Scan2 提供低电位,所述第三薄膜晶体管 T3 打开;所述第三扫描信号 Scan3 提供高电位,所述第四、第六薄膜晶体管 T4 、 T6 关闭。
由于第四薄膜晶体管 T4 关闭,第三薄膜晶体管 T3 开启, Vdata 通过第三薄膜晶体管 T3 对第一薄膜晶体管的源极( s 点)进行充电,使得 s 点的电位 Vs 等于数据电压 Vdata ;也即所述第一薄膜晶体管 T1 的源极的电压等于所述数据电压。第六薄膜晶体管 T6 关闭,第二薄膜晶体管 T2 开启, g 点电位通过 T2 、 T1 、 T3 进行充电,直到 s 点与 g 点的之间的夹压为驱动薄膜晶体管 (T1) 的阈值电压 Vth 时截止,
由于 Vs 与 Vg 之间满足下式:
Vs-Vg = Vth ;
其中 Vs = Vdata ;
则有 Vg 为:
Vg= Vdata-Vth ;
也即,所述第一薄膜晶体管 T1 的栅极的电压变化至 Vdata-Vth ,其中 Vdata 为数据电压, Vth 为所述第一薄膜晶体管 T1 的阈值电压。
由于第五薄膜晶体管 T5 开启,因此有机发光二极管 D1 不发光,此阶段完成对阈值电压的存储。
S104 、进入发光显示阶段。
结合图 5 和 8 ,在发光显示阶段也即 t2-t3 时段,所述第一扫描信号 Scan1 和所述第二扫描信号 Scan2 都为高电位,所述第三扫描信号 Scan3 为低电位。
所述第一扫描信号 Scan1 提供高电位,所述第二、第五薄膜晶体管 T2 、 T5 关闭;所述第二扫描信号 Scan2 提供高电位,所述第三薄膜晶体管 T3 关闭;所述第三扫描信号 Scan3 提供低电位,所述第四、第六薄膜晶体管 T4 、 T6 打开;由于第五薄膜晶体管 T5 关闭,有机发光二极管 D1 发光,且流经所述有机发光二极管的电流与所述第一薄膜晶体管 T1 的阈值电压无关。
具体地,由于第三、五薄膜晶体管 T3 、 T5 关闭,第四薄膜晶体管 T4 打开,使得 s 点电位 Vs 变为如下:
Vs = OVDD - VOLED
其中 VOLED 为所述有机发光二极管 D1 的电压,也即所述第一薄膜晶体管 T1 的源极的电压变化至设定电压,该设定电压为所述电源正电压 OVDD 与所述有机发光二极管的电压 VOLED 之间的差值。
由于第二薄膜晶体管 T2 关闭,由电容耦合定理可得 g 点电位 Vg 如下:
Vg = Vdata-Vth + δV ;
其中 δV 如下:
δV = (OVDD - VOLED - Vdata)*C2/(C1+C2) ;
其中 δV 为所述第一薄膜晶体管 T1 的源极的电压由数据电压变化至所述设定电压后对所述第一薄膜晶体管 T1 的栅极的电压产生的影响, C1 为第一电容的电容值, C2 为第二电容的电容值。
s 点与 g 点之间的夹压 Vsg ,此时变为如下:
Vsg =Vs-Vg=OVDD-VOLED - (Vdata-Vth+δV) ;
此时,流过有机发光二极管 D1 的电流满足:
I= k(Vsg-Vth)2=k(OVDD-VOLED- Vdata- δV)2
结合上面的公式,得到最终流过有机发光二极管 D1 的电流 为:
I= k[(OVDD-VOLED-Vdata)*C1/(C1+C2)]2
可知,有机发光二极管的电流与驱动薄膜晶体管 (T1) 的阈值电压 Vth 无关,消除了阈值电压 Vth 对有机发光二极管的影响,从而提高了面板显示的均匀性和发光效率。
本发明的 AMOLED 像素驱动电路及像素驱动方法,通过对现有的像素驱动电路进行改进,从而消除了驱动薄膜晶体管的阈值电压对有机发光二极管的影响,提高了面板显示均匀性,此外还避免了面板随 OLED 器件的老化而出现的亮度降低、发光效率下降等问题。
综上所述,虽然本发明已以优选实施例揭露如上,但上述优选实施例并非用以限制本发明,本领域的普通技术人员,在不脱离本发明的精神和范围内,均可作各种更动与润饰,因此本发明的保护范围以权利要求界定的范围为准。

Claims (16)

  1. 一种 AMOLED 像素驱动电路,其包括:
    第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第一电容、第二电容以及有机发光二极管;
    所述有机发光二极管的阳极接入电源正电压;所述有机发光二极管的阳极与所述第五薄膜晶体管的源极电性连接,所述有机发光二极管的阴极分别与所述第五薄膜晶体管的漏极以及所述第四薄膜晶体管的源极电性连接;所述第五薄膜晶体管的栅极接入第一扫描信号;
    所述第四薄膜晶体管的栅极接入第三扫描信号;所述第四薄膜晶体管的漏极分别与所述第二电容的一端、所述第三薄膜晶体管的漏极以及所述第一薄膜晶体管的源极电性连接;
    所述第三薄膜晶体管的栅极接入第二扫描信号,所述第三薄膜晶体管的源极接入数据电压;
    所述第二电容的另一端与所述第一电容的一端电性连接,所述第一电容的另一端接地;
    所述第一薄膜晶体管的栅极与所述第二电容和所述第一电容之间的节点电性连接,所述第一薄膜晶体管的漏极分别与所述第二薄膜晶体管的源极以及所述第六薄膜晶体管的漏极电性连接;
    所述第二薄膜晶体管的栅极接入第一扫描信号,所述第二薄膜晶体管的漏极与所述第二电容和所述第一电容之间的节点电性连接;
    所述第六薄膜晶体管的栅极接入第三扫描信号,所述第六薄膜晶体管的源极接入电压负电压;
    所述第一薄膜晶体管为驱动薄膜晶体管,所述第五薄膜晶体管为开关薄膜晶体管;所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为 P 型薄膜晶体管。
  2. 如权利要求 1 所述的 AMOLED 像素驱动电路,其中所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
  3. 如权利要求 1 所述的 AMOLED 像素驱动电路,其中所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号均通过外部时序控制器产生。
  4. 如权利要求 1 所述的 AMOLED 像素驱动电路,其中所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号相组合,先后对应于初始化阶段、阈值电压存储阶段以及发光显示阶段;
    在所述初始化阶段,所述第一扫描信号和所述第三扫描信号都为低电位,所述第二扫描信号为高电位;
    在所述阈值电压存储阶段,所述第一扫描信号和所述第二扫描信号都为低电位,所述第三扫描信号为高电位;
    在所述发光显示阶段,所述第一扫描信号和所述第二扫描信号都为高电位,所述第三扫描信号为低电位。
  5. 一种 AMOLED 像素驱动电路,其包括:
    第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第一电容、第二电容以及有机发光二极管;
    所述有机发光二极管的阳极接入电源正电压;所述有机发光二极管的阳极与所述第五薄膜晶体管的源极电性连接,所述有机发光二极管的阴极分别与所述第五薄膜晶体管的漏极以及所述第四薄膜晶体管的源极电性连接;所述第五薄膜晶体管的栅极接入第一扫描信号;
    所述第四薄膜晶体管的栅极接入第三扫描信号;所述第四薄膜晶体管的漏极分别与所述第二电容的一端、所述第三薄膜晶体管的漏极以及所述第一薄膜晶体管的源极电性连接;
    所述第三薄膜晶体管的栅极接入第二扫描信号,所述第三薄膜晶体管的源极接入数据电压;
    所述第二电容的另一端与所述第一电容的一端电性连接,所述第一电容的另一端接地;
    所述第一薄膜晶体管的栅极与所述第二电容和所述第一电容之间的节点电性连接,所述第一薄膜晶体管的漏极分别与所述第二薄膜晶体管的源极以及所述第六薄膜晶体管的漏极电性连接;
    所述第二薄膜晶体管的栅极接入第一扫描信号,所述第二薄膜晶体管的漏极与所述第二电容和所述第一电容之间的节点电性连接;
    所述第六薄膜晶体管的栅极接入第三扫描信号,所述第六薄膜晶体管的源极接入电压负电压。
  6. 如权利要求 5 所述的 AMOLED 像素驱动电路,其中所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
  7. 如权利要求 5 所述的 AMOLED 像素驱动电路,其中所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号均通过外部时序控制器产生。
  8. 如权利要求 5 所述的 AMOLED 像素驱动电路,其中所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为 P 型薄膜晶体管。
  9. 如权利要求 8 所述的 AMOLED 像素驱动电路,其中所述第一扫描信号、所述第二扫描信号以及所述第三扫描信号相组合,先后对应于初始化阶段、阈值电压存储阶段以及发光显示阶段;
    在所述初始化阶段,所述第一扫描信号和所述第三扫描信号都为低电位,所述第二扫描信号为高电位;
    在所述阈值电压存储阶段,所述第一扫描信号和所述第二扫描信号都为低电位,所述第三扫描信号为高电位;
    在所述发光显示阶段,所述第一扫描信号和所述第二扫描信号都为高电位,所述第三扫描信号为低电位。
  10. 如权利要求 5 所述的 AMOLED 像素驱动电路,其中所述第一薄膜晶体管为驱动薄膜晶体管,所述第五薄膜晶体管为开关薄膜晶体管。
  11. 一种 AMOLED 像素驱动方法,其包括:
    提供 AMOLED 像素驱动电路;
    进入初始化阶段;
    进入阈值电压存储阶段;以及
    进入发光显示阶段;
    其中所述 AMOLED 像素驱动电路包括:
    第一薄膜晶体管、第二薄膜晶体管、第三薄膜晶体管、第四薄膜晶体管、第五薄膜晶体管、第六薄膜晶体管、第一电容、第二电容以及有机发光二极管;
    所述有机发光二极管的阳极接入电源正电压;所述有机发光二极管的阳极与所述第五薄膜晶体管的源极电性连接,所述有机发光二极管的阴极分别与所述第五薄膜晶体管的漏极以及所述第四薄膜晶体管的源极电性连接;所述第五薄膜晶体管的栅极接入第一扫描信号;
    所述第四薄膜晶体管的栅极接入第三扫描信号;所述第四薄膜晶体管的漏极分别与所述第二电容的一端、所述第三薄膜晶体管的漏极以及所述第一薄膜晶体管的源极电性连接;
    所述第三薄膜晶体管的栅极接入第二扫描信号,所述第三薄膜晶体管的源极接入数据电压,
    所述第二电容的另一端与所述第一电容的一端电性连接,所述第一电容的另一端接地;
    所述第一薄膜晶体管的栅极与所述第二电容和所述第一电容之间的节点电性连接,所述第一薄膜晶体管的漏极分别与所述第二薄膜晶体管的源极以及所述第六薄膜晶体管的漏极电性连接;
    所述第二薄膜晶体管的栅极接入第一扫描信号,所述第二薄膜晶体管的漏极与所述第二电容和所述第一电容之间的节点电性连接;
    所述第六薄膜晶体管的栅极接入第三扫描信号,所述第六薄膜晶体管的源极接入电压负电压;
    在所述初始化阶段,所述第一扫描信号提供低电位,所述第二、第五薄膜晶体管打开;所述第二扫描信号提供高电位,所述第三薄膜晶体管关闭;所述第三扫描信号提供低电位,所述第四、第六薄膜晶体管打开;所述第一薄膜晶体管的源极的电压等于所述电源正电压,所述第一薄膜晶体管的栅极的电压等于所述电源负电压;
    在阈值电压存储阶段,所述第一扫描信号提供低电位,所述第二、第五薄膜晶体管打开;所述第二扫描信号提供低电位,所述第三薄膜晶体管打开;所述第三扫描信号提供高电位,所述第四、第六薄膜晶体管关闭;所述第一薄膜晶体管的源极的电压等于所述数据电压,所述第一薄膜晶体管的栅极的电压变化至 Vdata-Vth ,其中 Vdata 为数据电压, Vth 为所述第一薄膜晶体管的阈值电压;
    在所述发光显示阶段,所述第一扫描信号提供高电位,所述第二、第五薄膜晶体管关闭;所述第二扫描信号提供高电位,所述第三薄膜晶体管关闭;所述第三扫描信号提供低电位,所述第四、第六薄膜晶体管打开;所述有机发光二极管发光,且流经所述有机发光二极管的电流与所述第一薄膜晶体管的阈值电压无关。
  12. 如权利要求 11 所述的 AMOLED 像素驱动方法,其中在所述发光显示阶段,所述第一薄膜晶体管的源极的电压变化至设定电压,其中所述设定电压为所述电源正电压与所述有机发光二极管的电压之间的差值,所述第一薄膜晶体管的栅极的电压变化至 Vdata-Vth + δV ,以使流经所述有机发光二极管的电流与所述第一薄膜晶体管的阈值电压无关,其中 δV 为所述第一薄膜晶体管的源极的电压由数据电压变化至所述设定电压后对所述第一薄膜晶体管的栅极的电压产生的影响。
  13. 如权利要求 11 所述的 AMOLED 像素驱动方法,其中所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为低温多晶硅薄膜晶体管、氧化物半导体薄膜晶体管以及非晶硅薄膜晶体管中的一种。
  14. 如权利要求 11 所述的 AMOLED 像素驱动方法,其中所述第一扫描信号、所述第二扫描信号及所述第三扫描信号均通过外部时序控制器产生。
  15. 如权利要求 11 所述的 AMOLED 像素驱动方法,其中所述第一薄膜晶体管为驱动薄膜晶体管,所述第五薄膜晶体管为开关薄膜晶体管。
  16. 如权利要求 11 所述的 AMOLED 像素驱动方法,其中所述第一薄膜晶体管、所述第二薄膜晶体管、所述第三薄膜晶体管、所述第四薄膜晶体管、所述第五薄膜晶体管以及所述第六薄膜晶体管均为 P 型薄膜晶体管。
PCT/CN2017/101161 2017-07-06 2017-09-11 一种amoled像素驱动电路及像素驱动方法 WO2019006851A1 (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020207003613A KR102258258B1 (ko) 2017-07-06 2017-09-11 Amoled 픽셀 구동 회로 및 픽셀 구동 방법
EP17916900.8A EP3651147B1 (en) 2017-07-06 2017-09-11 Amoled pixel driving circuit and pixel driving method
US15/568,805 US10204561B2 (en) 2017-07-06 2017-09-11 Amoled pixel driving circuit and pixel driving method
JP2019570377A JP6788755B2 (ja) 2017-07-06 2017-09-11 Amoledピクセル駆動回路及びピクセル駆動方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710546473.5 2017-07-06
CN201710546473.5A CN107146579B (zh) 2017-07-06 2017-07-06 一种amoled像素驱动电路及像素驱动方法

Publications (1)

Publication Number Publication Date
WO2019006851A1 true WO2019006851A1 (zh) 2019-01-10

Family

ID=59785128

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/101161 WO2019006851A1 (zh) 2017-07-06 2017-09-11 一种amoled像素驱动电路及像素驱动方法

Country Status (5)

Country Link
EP (1) EP3651147B1 (zh)
JP (1) JP6788755B2 (zh)
KR (1) KR102258258B1 (zh)
CN (1) CN107146579B (zh)
WO (1) WO2019006851A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020112795A (ja) * 2019-01-11 2020-07-27 アップル インコーポレイテッドApple Inc. ハイブリッド画素内及び外部補償を備えた電子ディスプレイ

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107146579B (zh) * 2017-07-06 2018-01-16 深圳市华星光电半导体显示技术有限公司 一种amoled像素驱动电路及像素驱动方法
CN107919093A (zh) * 2018-01-05 2018-04-17 京东方科技集团股份有限公司 一种像素补偿电路及其驱动方法、显示装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102654972A (zh) * 2011-06-21 2012-09-05 京东方科技集团股份有限公司 有源矩阵有机发光二极体面板及其驱动电路与方法
US20130106828A1 (en) * 2011-10-27 2013-05-02 Samsung Mobile Display Co., Ltd. Pixel Circuit, Organic Light Emitting Display Device Having the Same, and Method of Driving an Organic Light Emitting Display Device
CN103700346A (zh) * 2013-12-27 2014-04-02 合肥京东方光电科技有限公司 像素驱动电路、阵列基板、显示装置和像素驱动方法
CN104867442A (zh) * 2014-02-20 2015-08-26 北京大学深圳研究生院 一种像素电路及显示装置
CN105070250A (zh) * 2015-09-23 2015-11-18 京东方科技集团股份有限公司 一种像素驱动电路及其驱动方法和显示装置
CN107146579A (zh) * 2017-07-06 2017-09-08 深圳市华星光电半导体显示技术有限公司 一种amoled像素驱动电路及像素驱动方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100836430B1 (ko) * 2007-02-05 2008-06-09 삼성에스디아이 주식회사 유기전계발광 표시장치
KR101040816B1 (ko) * 2009-02-27 2011-06-13 삼성모바일디스플레이주식회사 화소 및 이를 이용한 유기전계발광 표시장치
KR20100098860A (ko) * 2009-03-02 2010-09-10 삼성모바일디스플레이주식회사 화소 및 이를 이용한 유기전계발광 표시장치
CN103413520B (zh) * 2013-07-30 2015-09-02 京东方科技集团股份有限公司 像素驱动电路、显示装置和像素驱动方法
CN104575372B (zh) * 2013-10-25 2016-10-12 京东方科技集团股份有限公司 一种amoled像素驱动电路及其驱动方法、阵列基板
KR102097473B1 (ko) * 2013-11-29 2020-04-07 삼성디스플레이 주식회사 화소 및 이를 이용한 유기전계발광 표시장치
KR102320311B1 (ko) * 2014-12-02 2021-11-02 삼성디스플레이 주식회사 유기 발광 표시 장치 및 이의 구동 방법
CN104575386B (zh) * 2015-01-26 2017-01-11 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN104575387B (zh) * 2015-01-26 2017-02-22 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN106448526B (zh) * 2015-08-13 2019-11-05 群创光电股份有限公司 驱动电路
CN106504700B (zh) * 2016-10-14 2018-03-06 深圳市华星光电技术有限公司 Amoled像素驱动电路及驱动方法
CN106504703B (zh) * 2016-10-18 2019-05-31 深圳市华星光电技术有限公司 Amoled像素驱动电路及驱动方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102654972A (zh) * 2011-06-21 2012-09-05 京东方科技集团股份有限公司 有源矩阵有机发光二极体面板及其驱动电路与方法
US20130106828A1 (en) * 2011-10-27 2013-05-02 Samsung Mobile Display Co., Ltd. Pixel Circuit, Organic Light Emitting Display Device Having the Same, and Method of Driving an Organic Light Emitting Display Device
CN103700346A (zh) * 2013-12-27 2014-04-02 合肥京东方光电科技有限公司 像素驱动电路、阵列基板、显示装置和像素驱动方法
CN104867442A (zh) * 2014-02-20 2015-08-26 北京大学深圳研究生院 一种像素电路及显示装置
CN105070250A (zh) * 2015-09-23 2015-11-18 京东方科技集团股份有限公司 一种像素驱动电路及其驱动方法和显示装置
CN107146579A (zh) * 2017-07-06 2017-09-08 深圳市华星光电半导体显示技术有限公司 一种amoled像素驱动电路及像素驱动方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020112795A (ja) * 2019-01-11 2020-07-27 アップル インコーポレイテッドApple Inc. ハイブリッド画素内及び外部補償を備えた電子ディスプレイ
JP7037588B2 (ja) 2019-01-11 2022-03-16 アップル インコーポレイテッド ハイブリッド画素内及び外部補償を備えた電子ディスプレイ
US11282462B2 (en) 2019-01-11 2022-03-22 Apple Inc. Electronic display with hybrid in-pixel and external compensation
US11651736B2 (en) 2019-01-11 2023-05-16 Apple Inc. Electronic display with hybrid in-pixel and external compensation
US11887546B2 (en) 2019-01-11 2024-01-30 Apple Inc. Electronic display with hybrid in-pixel and external compensation

Also Published As

Publication number Publication date
EP3651147A4 (en) 2021-04-14
CN107146579A (zh) 2017-09-08
KR102258258B1 (ko) 2021-05-31
EP3651147A1 (en) 2020-05-13
KR20200019254A (ko) 2020-02-21
JP2020524305A (ja) 2020-08-13
EP3651147B1 (en) 2023-11-01
CN107146579B (zh) 2018-01-16
JP6788755B2 (ja) 2020-11-25

Similar Documents

Publication Publication Date Title
WO2019010765A1 (zh) 一种 amoled 像素驱动电路及像素驱动方法
WO2019010766A1 (zh) 一种 amoled 像素驱动电路及像素驱动方法
WO2019037232A1 (zh) 一种 oled 像素电路及减缓 oled 器件老化的方法
WO2020027445A1 (ko) 화소 회로 및 이를 포함하는 표시 장치
WO2016003243A1 (ko) Oled 표시 장치
WO2018120303A1 (zh) 一种igzo薄膜晶体管的goa电路及显示装置
WO2017156826A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2018045659A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2018149008A1 (zh) Amoled像素驱动电路及amoled像素驱动方法
WO2017117940A1 (zh) 像素驱动电路、像素驱动方法、显示面板和显示装置
WO2014056241A1 (zh) 有机发光二极管器件及相应的显示装置
WO2018072298A1 (zh) Amoled像素驱动电路及驱动方法
WO2019245189A1 (ko) 표시 장치
WO2016123854A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2015182998A1 (ko) 시프트 회로, 시프트 레지스터 및 표시장치
US10650740B2 (en) Pixel driving circuit and display device
WO2019010873A1 (zh) 一种像素驱动电路及驱动方法
CN108777131B (zh) Amoled像素驱动电路及驱动方法
WO2013037295A1 (zh) Oled像素结构及驱动方法
WO2019010900A1 (zh) Amoled 像素驱动电路及 amoled 像素驱动方法
WO2016119305A1 (zh) Amoled像素驱动电路及像素驱动方法
WO2019024256A1 (zh) 具有温度补偿功能的amoled显示面板及显示装置
WO2019019276A1 (zh) 一种像素补偿电路及显示装置
WO2019006851A1 (zh) 一种amoled像素驱动电路及像素驱动方法
WO2020036307A1 (ko) 픽셀 회로 및 이를 포함하는 표시 장치

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17916900

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2019570377

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20207003613

Country of ref document: KR

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2017916900

Country of ref document: EP

Effective date: 20200206