WO2018220932A1 - 半導体モジュール、表示装置、および半導体モジュールの製造方法。 - Google Patents

半導体モジュール、表示装置、および半導体モジュールの製造方法。 Download PDF

Info

Publication number
WO2018220932A1
WO2018220932A1 PCT/JP2018/008909 JP2018008909W WO2018220932A1 WO 2018220932 A1 WO2018220932 A1 WO 2018220932A1 JP 2018008909 W JP2018008909 W JP 2018008909W WO 2018220932 A1 WO2018220932 A1 WO 2018220932A1
Authority
WO
WIPO (PCT)
Prior art keywords
light emitting
resin
substrate
semiconductor module
electrode
Prior art date
Application number
PCT/JP2018/008909
Other languages
English (en)
French (fr)
Inventor
浩由 東坂
Original Assignee
シャープ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シャープ株式会社 filed Critical シャープ株式会社
Priority to CN201880036113.3A priority Critical patent/CN110741484A/zh
Priority to JP2019521961A priority patent/JP6835962B2/ja
Priority to US16/618,062 priority patent/US20200091120A1/en
Publication of WO2018220932A1 publication Critical patent/WO2018220932A1/ja

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F21LIGHTING
    • F21SNON-PORTABLE LIGHTING DEVICES; SYSTEMS THEREOF; VEHICLE LIGHTING DEVICES SPECIALLY ADAPTED FOR VEHICLE EXTERIORS
    • F21S2/00Systems of lighting devices, not provided for in main groups F21S4/00 - F21S10/00 or F21S19/00, e.g. of modular construction
    • FMECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F21LIGHTING
    • F21VFUNCTIONAL FEATURES OR DETAILS OF LIGHTING DEVICES OR SYSTEMS THEREOF; STRUCTURAL COMBINATIONS OF LIGHTING DEVICES WITH OTHER ARTICLES, NOT OTHERWISE PROVIDED FOR
    • F21V19/00Fastening of light sources or lamp holders
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • H01L33/56Materials, e.g. epoxy or silicone resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05073Single internal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05075Plural internal layers
    • H01L2224/0508Plural internal layers being stacked
    • H01L2224/05083Three-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05164Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05169Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05171Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05173Rhodium [Rh] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/0518Molybdenum [Mo] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05184Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05664Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05669Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05671Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05673Rhodium [Rh] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/0568Molybdenum [Mo] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05684Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13164Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13166Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13169Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13171Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13173Rhodium [Rh] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/1318Molybdenum [Mo] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13184Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/80444Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/80455Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/80464Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/80466Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/80469Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/80471Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/80473Rhodium [Rh] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/8048Molybdenum [Mo] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/8038Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/80399Material
    • H01L2224/804Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/80463Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/80484Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/80001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/808Bonding techniques
    • H01L2224/80897Mechanical interlocking, e.g. anchoring, hook and loop-type fastening or the like
    • H01L2224/80898Press-fitting, i.e. pushing the parts together and fastening by friction, e.g. by compression of one part against the other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/95001Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/9512Aligning the plurality of semiconductor or solid-state bodies
    • H01L2224/95136Aligning the plurality of semiconductor or solid-state bodies involving guiding structures, e.g. shape matching, spacers or supporting members
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/005Processes relating to semiconductor body packages relating to encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0066Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body

Definitions

  • the present invention relates to a semiconductor module, a display device, and a method for manufacturing a semiconductor module.
  • Patent Documents 1 to 3 disclose examples of conventional light emitting devices.
  • Japanese Patent Publication Japanese Patent Laid-Open No. 2015-126209 (Published July 6, 2015)” Japanese Patent Gazette “Patent No. 5526778 (registered on April 26, 2014)” Japanese Patent Gazette "Special Table 2012-503876 (published on February 9, 2012)”
  • Each of the conventional light emitting devices described above has a problem that the light emitting segment cannot be refined.
  • the present invention has been made to solve the above-described problems, and an object thereof is to refine the light-emitting segment.
  • a semiconductor module covers a substrate, a light emitting chip mounted on the substrate, a side surface and a back surface of the light emitting chip, and the light emitting chip A resin that is held horizontally; and an electrode material that is provided between the front surface of the substrate and the back surface of the light emitting chip, penetrates the resin, and electrically connects the substrate and the light emitting chip.
  • the light emitting surface (surface) of the light emitting chip is exposed from the resin, and the light emitting surface (surface) and the surface of the resin are arranged on the same plane.
  • a semiconductor module includes a substrate, a plurality of light emitting chips mounted in parallel on the substrate, and a side surface and a back surface of the plurality of light emitting chips.
  • An electrode material electrically connected to the light emitting chip, and a light emitting surface (surface) of the plurality of light emitting chips is exposed from the resin, and the light emitting surface (surface) and the surface of the resin Are arranged on the same plane.
  • the light emitting segment can be refined.
  • Embodiment 1 Embodiment 1 according to the present invention will be described below with reference to FIGS. 1 and 2.
  • FIG. 1 is a cross-sectional view showing a cross-sectional configuration of a semiconductor module 1 according to Embodiment 1 of the present invention.
  • the semiconductor module 1 includes a wiring board 11, a metal wiring 12, an insulating layer 13, an electrode 14, a blue LED 15, and a resin 16.
  • the semiconductor module 1 is a light emitting device incorporated in a small display device such as a head mounted display.
  • individual blue LEDs 15 are arranged at locations corresponding to the respective pixels of a conventional general display device.
  • the semiconductor module 1 contributes to the display of information on the display device by controlling the turning on and off of the blue LEDs 15.
  • each blue LED 15 has a vertical width and a horizontal width of 20 ⁇ m or less, more preferably several ⁇ m to several tens of ⁇ m when viewed from above.
  • the wiring board 11 may be formed with wiring so that at least the surface thereof can be connected to the blue LED 15.
  • the material of the wiring substrate 11 is an aluminum nitride single crystal or polycrystalline substrate made of aluminum nitride as a whole, a sintered substrate, and other materials such as ceramics such as alumina, glass, and semiconductors such as Si.
  • a laminate or a composite such as a metal substrate or a substrate having an aluminum nitride thin film layer formed on the surface thereof can be used.
  • Metal substrates and ceramic substrates are preferable because of their high heat dissipation.
  • a substrate in which a circuit for controlling the light emission of LEDs is formed on Si by an integrated circuit forming technique, a high-resolution display device in which fine LEDs are densely packed can be manufactured.
  • the metal wiring 12 is a wiring including at least a control circuit that supplies a control voltage to the blue LED 15.
  • the metal wiring 12 is formed by patterning the metal layer by an etching method or the like.
  • the example which forms the metal wiring 12 etc. which consist of Al or Cu etc. on the Si substrate surface is mentioned.
  • a protective film made of a thin film such as SiO 2 may be formed on the surface of the substrate on the side where the metal wiring 12 is formed.
  • the insulating layer 13 is an insulating layer composed of an oxide film layer and / or a resin layer. The insulating layer 13 prevents the wiring board 11 and the electrode 14 from coming into direct contact.
  • the electrode 14 functions as a pad electrode that electrically connects the metal wiring 12 and a metal terminal (not shown) provided on the surface of the blue LED 15, and is also called a bump.
  • the first part of the electrode 14 connected to the metal wiring 12 is the substrate side electrode 141, and the second part of the electrode 14 connected to the metal terminal (not shown) provided on the surface of the blue LED 15 is the LED side.
  • the substrate side electrode 141 and the LED side electrode 142 are made of, for example, any one of Au, Pt, Pd, Rh, Ni, W, Mo, Cr, Ti, alloys thereof, and combinations thereof.
  • the substrate side electrode 141 and the LED side electrode 142 are configured as metal electrode layers, W / Pt / Au, Rh / Pt / Au, W / Pt / Au / Ni, Pt / Au, A laminated structure of Ti / Pt / Au, Ti / Rh, or TiW / Au is conceivable.
  • the electrode 14 has a stepped portion in the light emitting direction.
  • the area (first area, cross-sectional area) of the cross section parallel to the light emitting direction in the substrate side electrode 141 is different from the area (second area, cross sectional area) of the LED side electrode 142 parallel to the light emitting direction.
  • the cross-sectional area of the substrate-side electrode 141 is larger than the cross-sectional area of the LED-side electrode 142.
  • the outermost surfaces of the substrate side electrode 141 and the LED side electrode 142 are preferably Au.
  • Blue LED15 As the blue LED 15, a known one, specifically, a semiconductor light emitting element can be used. Among these, a GaN-based semiconductor is preferable as the blue LED 15 because it can emit light having a short wavelength that can excite a fluorescent material efficiently.
  • the semiconductor is not limited thereto, and may be a semiconductor such as ZnSe, InGaAs, or AlInGaP.
  • the structure of the light-emitting element using the semiconductor layer is preferably a structure having an active layer between the first conductivity type (n-type) layer and the second conductivity type (p-type) layer in terms of output and efficiency, but is not limited thereto.
  • each conductive type layer may be provided with an insulating, semi-insulating, or reverse conductive type structure in part, or may be a structure in which these are additionally provided for the first and second conductive type layers.
  • Another circuit structure, for example a protective element structure, may additionally be included.
  • each layer may have a superlattice structure, or may have a single quantum well structure or a multiple quantum well structure in which a light emitting layer as an active layer is formed in a thin film in which a quantum effect is generated.
  • the surface of the blue LED 15 is provided with a metal terminal that enables external power supply.
  • each blue LED 15 is not particularly limited. However, when a resolution as a display screen is required, the LED 15 is required to be miniaturized. For example, the vertical width and the horizontal width are 20 ⁇ m or less, more preferably 10 tens ⁇ m or less. It is also necessary to do. By using this technology, even when the blue LED 15 is so small, the adhesion force by the resin 16 is sufficiently high, so that the blue LED 15 can be stably fixed to the wiring board 11.
  • the resin 16 fixes the blue LED 15 and the electrode 14 to the wiring board 11 and prevents light from leaking from the side surface of the blue LED 15.
  • the resin 16 is also referred to as an underfill, and can be formed by curing a liquid resin as an example.
  • the resin 16 is embedded in a region of the semiconductor module 1 including at least the upper portion of the wiring board 11, a part of the side surface of the blue LED 15, and the side surface of the electrode 14.
  • the light emission of the blue LED 15 is emitted from the light emitting surface 151 on the opposite side of the blue LED 15 from the wiring board 11 side. Therefore, by covering at least the side surface of the blue LED 15 with the resin 16, the following actions and effects can be obtained.
  • the light emission luminance on the surface 151 can be increased. Fourth, by conducting heat generated from the blue LED 15 to the resin 16, the heat dissipation of the blue LED 15 can be enhanced. Fifth, the moisture resistance of the light emitting layer of the blue LED 15 can be enhanced.
  • the outer shape is There is no particular limitation.
  • a structure in which the resin 16 protrudes beyond the light emitting surface 151 or a structure in which the resin 16 does not reach the light emitting surface 151 and is recessed may be used.
  • the surface 161 of the resin 16 is configured to follow the surface shape of the light emitting surface 151. That is, the exposed surface of the coating region of the resin 16 is formed so as to be substantially flush with the surface of the light emitting surface 151. As a result, variations in the light emission characteristics within the semiconductor module 1 are suppressed, leading to an improvement in yield. Moreover, the heat dissipation of blue LED15 can be improved by coat
  • the resin 16 is made of a white resin or a black resin. Therefore, the color of the resin 16 is preferably a colored color, and particularly preferably a white color or a black color.
  • the cross-sectional area of the substrate-side electrode 141 is larger than the cross-sectional area of the LED-side electrode 142, fixing is performed to press the substrate-side electrode 141 toward the wiring board 11 from the upper part of the step surface of the substrate-side electrode 141.
  • the force 17 acts on the substrate side electrode 141.
  • positioned on it can be more stably fixed to the wiring board 11, it is more preferable.
  • the light emitting surface 151 of the blue LED 15 and the surface 161 of the resin 16 are substantially the same surface. Thereby, since it can suppress that light emission of blue LED15 is radiate
  • FIG. 2 is a diagram illustrating a method for manufacturing the semiconductor module 1 according to the first embodiment of the present invention.
  • the blue LED 15 is provided on the growth substrate 18.
  • the growth substrate 18 is a substrate on which the semiconductor layer of the blue LED 15 is epitaxially grown.
  • an insulating substrate such as sapphire or spinel (MgAl 2 O 4 ) whose main surface is any of C-plane, R-plane, and A-plane, and silicon carbide (6H, 4H, 3C).
  • nitride semiconductor substrates such as lithium niobate and neodymium gallium oxide, and nitride semiconductor substrates such as GaN and AlN.
  • the general formula In x Al y Ga 1-xy N (0 ⁇ x, 0 ⁇ y, x + y ⁇ 1) A, B and P, may be mixed with As.
  • the n-type semiconductor layer and the p-type semiconductor layer of the blue LED 15 are not particularly limited to a single layer or a multilayer.
  • the nitride semiconductor layer has a light emitting layer which is an active layer, and this active layer has a single (SQW) or multiple quantum well structure (MQW).
  • n-type nitride semiconductor layer such as a Si-doped GaN n-type contact layer and a GaN / InGaN layer is formed on the growth substrate 18 via a nitride semiconductor base layer such as a buffer layer, for example, a low-temperature growth thin film GaN and a GaN layer.
  • a nitride semiconductor base layer such as a buffer layer, for example, a low-temperature growth thin film GaN and a GaN layer.
  • an InGaN / GaN MQW active layer is stacked, and as a p-type nitride semiconductor layer, for example, an Mg-doped InGaN / AlGaN p-type multilayer film and an Mg-doped layer are stacked.
  • a structure in which p-type contact layers of GaN are stacked is used.
  • the nitride semiconductor light emitting layer has, for example, a quantum well structure including a well layer, including a barrier layer and a well layer.
  • the nitride semiconductor used for the active layer may be p-type impurity doped, but the light emitting device can preferably have high output by non-doping or n-type impurity doping.
  • a wavelength shorter than 365 nm, which is the band gap energy of GaN can be obtained.
  • the wavelength of light emitted from the active layer is approximately 360 to 650 nm, preferably 380 to 560 nm, depending on the purpose and application of the light emitting element.
  • the composition of the well layer is preferably InGaN, and the composition of the barrier layer at that time is preferably GaN or InGaN. Specific examples of the thicknesses of the barrier layer and the well layer are 1 nm to 30 nm and 1 nm to 20 nm, respectively, and a single quantum well of one well layer, multiple quantum of a plurality of well layers through a barrier layer, etc.
  • a well structure can be formed.
  • LED side electrode 142 After the blue LED 15 is formed, a plurality of LED side electrodes 142 are formed on the blue LED 15 as shown in FIG. For this formation, a well-known general electrode forming technique is used. A typical material of the LED side electrode 142 is, for example, Au.
  • a plurality of separation grooves 19 are formed in the blue LED 15 as shown in FIG. A standard semiconductor selective etching process is used for this formation.
  • the separation groove 19 is formed between the adjacent LED side electrodes 142.
  • the formed separation groove 19 reaches the surface of the growth substrate 18.
  • one blue LED 15 is divided into a plurality of individual blue LEDs 15 (light emitting chips) on the surface of the growth substrate 18.
  • the wiring substrate 11 on which the metal wiring 12, the insulating layer 13, and the substrate side electrode 141 are formed in advance is prepared.
  • a well-known general electrode forming technique is used to form the substrate-side electrode 141 on the wiring substrate 11.
  • a typical material of the substrate side electrode 141 is, for example, Au.
  • the growth substrate 18 is inverted as shown in FIG. After the inversion, the wiring substrate 11 and the growth substrate 18 are aligned so that each substrate-side electrode 141 and each LED-side electrode 142 face each other.
  • the liquid resin 16a is filled in the gap formed between the wiring substrate 11 and the growth substrate 18.
  • the state after filling is shown in FIG.
  • the substrate may be immersed in a state filled with the liquid resin 16a.
  • the main material of the liquid resin 16a is not specifically limited, For example, it is preferable that it is an epoxy resin.
  • the liquid resin 16a may be injected by a method of injecting the liquid resin 16a with an injection needle, in particular with a microneedle that matches the size of the gap formed between the wiring board 11 and the blue LED 15.
  • the injection needle is made of metal or plastic.
  • the filling step it is preferable to fill the liquid resin 16a at a temperature within a temperature range of 50 ° C to 200 ° C. Thereby, it becomes easy to normally fill the liquid resin 16a into the gap.
  • the temperature range is more preferably 80 ° C. to 170 ° C. This can reduce the risk of impairing the properties of the resin 16 (adhesion after the curing process described later, heat dissipation, etc.).
  • the temperature range is still more preferably 100 ° C. to 150 ° C. As a result, it is possible to reduce bubbles generated in the voids, and to almost completely fill without generating convection, and it becomes easy to manufacture the semiconductor module 1.
  • each blue LED 15 is, for example, a vertical width and a horizontal width of 20 ⁇ m or less, more preferably several ⁇ m to several tens ⁇ m, and the thickness of the blue LED 15 is a small size of about several ⁇ m (2 ⁇ m to 10 ⁇ m).
  • the liquid resin 16a functions more effectively as a reinforcing member for improving the adhesion strength in the process of peeling off the substrate and after peeling. Thereby, since the dispersion
  • the liquid resin 16a filled in the gap is completely embedded in the gap, as shown in FIG. Thereby, the liquid resin 16 a is embedded in the side surface of the blue LED 15, the side surface and the step surface of the electrode 14, and the upper portion of the wiring substrate 11.
  • the liquid resin 16a is cured.
  • the method for curing the liquid resin 16a is not particularly limited.
  • the liquid resin 16a may be cured by heating the liquid resin 16a or irradiating the liquid resin 16a with ultraviolet rays.
  • an existing peeling technique is used.
  • a peeling technique using laser light irradiation can be used.
  • the interface between the growth substrate and the crystal growth layer is obtained by irradiating laser light from the transparent substrate side under certain conditions. It is possible to reduce the damage to the As other means, the growth substrate 18 can be peeled off using a wet etching method, a grinding method, a polishing method, or the like.
  • the resin 16 tightly fixes the electrode 14 and the blue LED 15 to the wiring substrate 11, it is possible to prevent the blue LED 15 and the electrode 14 from being peeled together when the growth substrate 18 is peeled off. After the growth substrate 18 is peeled off, the light emitting surface 151 of the blue LED 15 and the surface 161 of the resin 16 are exposed. Thereby, manufacture of the semiconductor module 1 is completed.
  • the manufacturing method described above is merely an example of a method that enables the semiconductor module 1 to be manufactured.
  • Each process described here is for facilitating the manufacture of the semiconductor module 1, and the processes constituting the manufacturing method of the semiconductor module 1 are not limited to these.
  • the relationship among the members included in the semiconductor module 1 according to the present embodiment can be expressed as follows.
  • the resin 16 covers the side surface and the back surface of the blue LED 15 and holds the blue LED 15 horizontally.
  • the electrode 14 is an electrode material that is provided between the front surface of the wiring substrate 11 and the back surface of the blue LED 15, penetrates the resin 16, and electrically connects the wiring substrate 11 and the blue LED 15.
  • the light emitting surface (front surface) 151 of the blue LED 15 is exposed from the resin 16, and the light emitting surface (surface) 151 and the surface 161 of the resin 16 are arranged on the same plane.
  • the effect produced by the semiconductor module 1 according to the present embodiment can be expressed as follows.
  • the blue LED 15 can be held in a horizontal state by the electrode 14 and the resin 16. Further, since the size of the light emitting segment for access can be reduced to the size of the blue LED 15 itself, the light emitting segment can be refined. The optical axis of the semiconductor module 1 can also be stabilized.
  • the blue LED 15 (phosphor) can be easily formed.
  • the relationship among the members included in the semiconductor module 1 according to the present embodiment can be expressed as follows.
  • the plurality of blue LEDs 15 are mounted side by side on the wiring board 11.
  • the resin 16 covers the side surfaces and the back surface of the plurality of blue LEDs 15 and holds the plurality of blue LEDs 15 horizontally.
  • the electrode 14 is an electrode material that is provided between the front surface of the wiring board 11 and the back surfaces of the plurality of blue LEDs 15 and penetrates the resin 16 and electrically connects the plurality of blue LEDs 15 to the wiring board 11.
  • the light emission surfaces (surfaces) 151 of the plurality of light emitting chips are exposed from the resin 16, and the light emission surfaces (surfaces) 151 and the surface 161 of the resin 16 are arranged on the same plane.
  • the effect produced by the semiconductor module 1 according to the present embodiment can be expressed as follows. All of the plurality of blue LEDs 15 can be held in a horizontal state by the electrode 14 and the resin 16. Thereby, it is possible to prevent a person from feeling uncomfortable with the light emitting segments caused by tilting some of the blue LEDs 15. Furthermore, since the size of the plurality of light emitting segments of the semiconductor module 1 can be reduced to the size of the plurality of blue LEDs 15 themselves, the plurality of light emitting segments can be refined. The optical axis of the semiconductor module 1 can also be stabilized. A plurality of blue LEDs 15 (phosphors) can be easily formed. Variations in the optical axes of the plurality of light emitting segments can be prevented, and flickering of light emitted from the semiconductor module 1 can be prevented.
  • FIG. 3 is a cross-sectional view showing a cross-sectional configuration of a semiconductor module according to Embodiment 2 of the present invention.
  • the semiconductor module 1 according to the present embodiment includes an electrode 14a instead of the electrode 14 of the semiconductor module 1 according to the first embodiment.
  • the first part of the electrode 14a connected to the metal wiring 12 is the substrate side electrode 141a
  • the second part of the electrode 14a connected to the metal terminal (not shown) provided on the surface of the blue LED 15 is the LED side electrode 142a.
  • the substrate-side electrode 141a and the LED-side electrode 142a are substantially the same size and each have a hemispherical shape.
  • a constricted portion is formed on a part of the side surface of the electrode 14a, and the constricted portion constitutes a step surface.
  • the electrode 14a has the shape shown in FIG.
  • the resin 16 enters a constricted portion at a part of the side surface of the electrode 14a, thereby fixing strength between the substrate-side electrode 141a and the LED-side electrode 142a. Can be increased.
  • the shapes of the substrate side electrode 141a and the LED side electrode 142a are not limited to hemispheres.
  • the substrate-side electrode 141a and the LED-side electrode 142a may be shaped so that a constricted portion is formed on a part of the side surface of the electrode 14a.
  • the substrate-side electrode 141a and the LED-side electrode 142a may each have a convex shape such as a cone or a truncated cone shape.
  • Embodiment 3 With reference to FIG. 4, Embodiment 3 which concerns on this invention is demonstrated below.
  • members common to Embodiments 1 and 2 are denoted by the same member numbers, and detailed description thereof will not be repeated unless particularly required.
  • FIG. 4 is a cross-sectional view showing a cross-sectional configuration of the semiconductor module 1 according to Embodiment 3 of the present invention.
  • the semiconductor module 1 according to the present embodiment includes a red phosphor 31, a green phosphor 32, and a translucent resin 33 in addition to all the components of the semiconductor module 1 according to the first embodiment. I have.
  • Resin 16 is embedded in the upper part of the wiring board 11, the side surface of the blue LED 15, and the periphery of the electrode 14.
  • the three blue LEDs 15 shown in FIG. 4 are hereinafter referred to as the first, second, and third blue LEDs 15 in order from the left in the drawing.
  • the red phosphor 31 is disposed on the surface (light emitting surface 151) of the first blue LED 15.
  • the green phosphor 32 is arranged on the surface (light emitting surface 151) of the second blue LED 15 arranged next to the first blue LED 15.
  • the translucent resin 33 is disposed on the surface (light emitting surface 151) of the third blue LED 15 disposed next to the second blue LED 15.
  • the various phosphors are formed by a technique such as photolithography or screen printing so as to cover at least the light emitting surface 151 of the LED 15.
  • the red phosphor 31 converts the wavelength of light emitted from the blue LED 15 disposed immediately below it, and emits red light.
  • the green phosphor 32 converts the wavelength of light emitted from the blue LED 15 disposed immediately below it and emits green light.
  • the translucent resin 33 does not convert the wavelength of light emitted from the blue LED 15 disposed immediately below it, and allows it to pass as it is.
  • the semiconductor module 1 according to the present embodiment can emit the three primary colors of red light, green light, and blue light.
  • the display device in which the semiconductor module 1 according to the present embodiment is incorporated can perform color display by controlling the light emission of each LED.
  • the red phosphor 31 and the green phosphor 32 are specifically provided with a glass plate and a light conversion member, or a phosphor crystal of the light conversion member or a single crystal having a phase thereof, a polycrystal, an amorphous body, Sintered body, aggregate, porous material, translucent member, for example, resin impregnated or impregnated with ceramic body or phosphor crystal particle and appropriately added translucent member, Or it is comprised from the translucent member containing fluorescent substance particle, for example, the molded object of translucent resin, etc.
  • a light transmissive member is comprised with an inorganic material rather than organic materials, such as resin.
  • a translucent inorganic material containing a phosphor and in particular, a sintered body of a phosphor and an inorganic substance (binding material), or a sintered body or a single crystal made of a phosphor.
  • a sintered body of a phosphor and an inorganic substance (binding material) or a sintered body or a single crystal made of a phosphor.
  • This increases reliability.
  • YAG yttrium, aluminum, garnet
  • YAG / alumina that uses alumina (Al 2 O 3 ) as a binder (binder) in addition to YAG single crystals and high-purity sintered bodies.
  • a sintered body is preferable from the viewpoint of reliability.
  • the shapes of the red phosphor 31 and the green phosphor 32 are not particularly limited, but in the second embodiment, the red phosphor 31 and the green phosphor 32 are plate-shaped.
  • the coupling efficiency with the emission surface of the blue LED 15 configured in a planar shape is good, and the alignment can be easily performed so that the main surfaces of the red phosphor 31 and the green phosphor 32 are substantially parallel.
  • the thicknesses of the red phosphor 31 and the green phosphor 32 substantially constant, it is possible to suppress the uneven distribution of the configured wavelength conversion member. It is possible to stabilize the ratio and suppress color unevenness at the light emitting surface 15a.
  • phosphors of YAG and LAG lutetium, aluminum, garnet
  • Ce lutetium, aluminum, garnet
  • Re is And at least one element selected from the group consisting of Y, Gd, La, and Lu.
  • a phosphor containing at least one selected from the group consisting of YAG, LAG, BAM, BAM: Mn, (Zn, Cd) Zn: Cu, CCA, SCA, SCESN, SESN, CESN, CASBN and CaAlSiN 3 : Eu Can be used.
  • the red phosphor 31, the green phosphor 32, and the translucent resin 33 are applied to the light emitting surface 151 of the blue LED 15.
  • the adhesion can be increased and the film thickness can be made uniform, so that the optical characteristics are improved.
  • the surface 161 of the resin 16 is formed so as to follow the surface shape of the light emitting surface 151, that is, the exposed surface of the covering region of the resin 16 is substantially flush with the surface of the light emitting surface 151. This surface is almost flat. For this reason, it is possible to form a stable pattern in a process for forming various phosphors (for example, photolithography or screen printing), and an improvement in product quality can be expected.
  • Embodiment 4 according to the present invention will be described below with reference to FIGS.
  • members common to at least one of Embodiments 1 to 3 are given the same member numbers, and detailed description thereof will not be repeated unless particularly required.
  • FIG. 5 is a cross-sectional view showing a cross-sectional configuration of the semiconductor module 1 according to Embodiment 4 of the present invention.
  • the components of the semiconductor module 1 according to the present embodiment are the same as the components of the semiconductor module 1 according to the first embodiment.
  • the configuration of the resin 16 is different.
  • the resin 16 includes at least two layers including a first layer and a second layer.
  • the first layer is a white resin 162 (first resin)
  • the second layer is This is a black resin 163 (second resin) having a light reflectance lower than that of the white resin 162.
  • a white resin 162 is disposed on the wiring substrate 11 side, and a black resin 163 is disposed on the white resin 162.
  • the light reflectance of the resin 16 can be controlled to 50% or more on the wiring board 11 side. Furthermore, the light transmittance of the resin 16 can be controlled to 50% or less on the blue LED 15 side. Details of the light transmittance and light reflectance of the semiconductor module 1 will be described later.
  • FIG. 6 is a diagram for explaining an effect produced by the semiconductor module 1 according to the fourth embodiment of the present invention.
  • FIG. 6A shows a plurality of partial regions 41 constituting the front surface (front surface) of the semiconductor module 1.
  • one partial region 41 corresponds to one pixel in a display device in which the semiconductor module 1 is incorporated.
  • one partial region 41 is composed of three dots. Each dot is, for example, a portion that emits one of the three primary colors.
  • FIG. 6A when only the central dot 42 arranged at the center of the region among the three dots included in the central partial region 41 emits light, only the central partial region 41 emits light. In this case, the emission luminance is set to 100.
  • FIG. 6B shows a state in which light leakage has occurred in the semiconductor module 1.
  • the light emission range 43 extends from the central partial region 41 to the peripheral partial region 41. Assuming that the luminance of light emission in the central partial region 41 is 100, the light emission luminance leaked to the peripheral partial region 41 is 20.
  • the light leakage rate in this case is defined as 20%. It can be said that the light leakage rate is a contrast ratio at the time of surface light emission by the semiconductor module 1.
  • FIG. 6C is a graph showing the relationship between the light leakage rate in the in-plane direction of the semiconductor module 1 and the light transmittance or light reflectance of the resin 16.
  • the vertical axis of this graph represents the light leakage rate, and the horizontal axis represents the light transmittance or light reflectance.
  • the curve 52 the higher the light reflectance of the resin 16, the lower the light leakage rate of the semiconductor module 1.
  • the light transmittance is 50% or less
  • the light leakage rate is 20% or less.
  • the light reflectance is 50% or more
  • the light leakage rate is 20% or less.
  • the light transmittance of the resin 16 is preferably 50% or less. Thereby, since the light leakage rate can be 20% or less, the display quality of the display device in which the semiconductor module 1 is incorporated can be improved.
  • the light reflectance of the resin 16 is preferably 50% or more. Thereby, since the light leakage rate can be 20% or less, the display quality of the display device in which the semiconductor module 1 is incorporated can be improved.
  • Embodiment 5 With reference to FIG. 7, Embodiment 4 which concerns on this invention is demonstrated below.
  • members common to at least one of Embodiments 1 to 3 are given the same member numbers, and detailed description thereof will not be repeated unless particularly required.
  • FIG. 7 is a cross-sectional view showing a cross-sectional configuration of a semiconductor module 1 according to Embodiment 5 of the present invention.
  • the components of the semiconductor module 1 according to the present embodiment are the same as the components of the semiconductor module 1 according to the first embodiment.
  • the shape of the blue LED 15 is different. Specifically, at least a part of the plurality of adjacent blue LEDs 15 are connected to each other on the light emitting surface 151 of the blue LED 15. In the example of FIG. 7, the plurality of blue LEDs 15 share one light emitting surface 151. Thereby, the surface of the semiconductor module 1 can be made smoother.
  • the semiconductor module 1 of the present embodiment is manufactured as follows, for example.
  • the separation groove 19 is formed such that the separation groove 19 does not reach the growth substrate 18 and a small amount of epitaxial layer remains (for example, 1 ⁇ m) on the surface of the growth substrate 18.
  • the GaN layer that is not the interface is not decomposed and remains in the semiconductor module 1 as a thin layer as shown in FIG. Can be in a state.
  • the smoothing of the surface at the time of manufacturing the semiconductor module 1 can be further improved.
  • a semiconductor module (1) according to aspect 1 of the present invention covers a substrate (wiring substrate 11), a light emitting chip (blue LED 15) mounted on the substrate, a side surface and a back surface of the light emitting chip, and A resin (16) for holding the light emitting chip horizontally, and provided between the front surface of the substrate and the back surface of the light emitting chip, penetrates the resin and electrically connects the substrate and the light emitting chip.
  • the light emitting surface (surface) (151) of the light emitting chip is exposed from the resin, and the light emitting surface (surface) and the resin surface (161) are the same. It is characterized by being arranged on the plane.
  • the light emitting chip can be held in a horizontal state by the electrode material and the resin. Furthermore, since the size of the light emitting segment of the semiconductor module can be reduced to the size of the light emitting chip itself, the light emitting segment can be refined.
  • a semiconductor module (1) according to aspect 2 of the present invention includes a substrate (wiring substrate 11), a plurality of light emitting chips (blue LEDs 15) mounted in parallel on the substrate, side surfaces of the plurality of light emitting chips, and A resin (16) for covering the back surface and holding the plurality of light emitting chips horizontally; provided between the front surface of the substrate and the back surfaces of the plurality of light emitting chips; penetrating the resin; and An electrode material (electrode 14) for electrically connecting the substrate and the plurality of light emitting chips, and light emitting surfaces (surfaces) (151) of the plurality of light emitting chips are exposed from the resin, and the light The emission surface (surface) and the resin surface (161) are arranged on the same plane.
  • all of the plurality of light emitting chips can be held in a horizontal state by the electrode material and the resin. Therefore, it is possible to prevent a person from feeling uncomfortable with the light-emitting segments caused by tilting some of the light-emitting chips. Furthermore, since the size of the plurality of light emitting segments of the semiconductor module can be reduced to the size of the plurality of light emitting chips themselves, the plurality of light emitting segments can be refined.
  • the semiconductor module according to aspect 3 of the present invention is characterized in that, in the aspect 1 or 2, the vertical width and the horizontal width of the light emitting chip in a top view are 20 ⁇ m or less.
  • the substrate has a metal wiring
  • the electrode material is a first portion connected to the metal wiring (substrate-side electrode 141).
  • a second portion (LED-side electrode 142) connected to the light-emitting chip, and the first area of the cross section parallel to the light emission direction in the first portion is the light emission in the second portion. It is different from the second area of the cross section parallel to the direction.
  • a semiconductor module according to aspect 5 of the present invention is characterized in that, in the aspect 4, the first area is larger than the second area.
  • the light emitting chip can be further fixed to the substrate.
  • the semiconductor module according to Aspect 6 of the present invention is the semiconductor module according to Aspect 1 or 2, wherein the resin is composed of at least two layers including a first layer and a second layer, and the first layer is disposed on the substrate side.
  • the second resin is a second resin (black resin 163) having a light reflectance lower than that of the first resin, which is disposed on the first resin. ).
  • a display device includes the semiconductor module according to any one of aspects 1 to 6.
  • a manufacturing method according to Aspect 8 of the present invention is a manufacturing method for manufacturing a semiconductor module according to any of Aspects 1 to 6, wherein the liquid resin is heated to a temperature of 50 ° C. to 200 ° C. before being cured. It is characterized by having a step of filling between the substrates at a temperature within the range.
  • the manufacturing method according to aspect 9 of the present invention is characterized in that, in the aspect 8, the temperature range is 80 ° C. to 170 ° C.
  • the manufacturing method according to aspect 10 of the present invention is characterized in that, in the aspect 8, the temperature range is 100 ° C. to 150 ° C.
  • the product-to-product variation of the above-described characteristics of the cured resin can be further reduced, so that the semiconductor module can be easily manufactured.
  • the manufacturing method according to aspect 11 of the present invention is the manufacturing method according to any one of the aspects 8 to 10, wherein the semiconductor module includes a substrate having metal wiring, and an electrode disposed on the substrate and connected to the metal wiring.
  • at least a part of the adjacent light emitting elements are connected to each other on the light emitting surface side of the light emitting elements.
  • the surface of the semiconductor module can be made smoother.
  • a semiconductor module includes a substrate (wiring substrate 11) having a metal wiring (12), an electrode (14) disposed on the substrate and connected to the metal wiring, A light emitting element (blue LED 15) connected and having a light emitting surface opposite to the substrate side, the electrode having a stepped portion on a side surface of the electrode; A resin (resin 16) covering at least a part of the side surface of the element and the stepped portion is further provided.
  • the light emitting element and the electrode can be more strongly fixed to the substrate to be mounted.
  • a semiconductor module according to aspect 13 of the present invention is characterized in that, in the aspect 12, the light emitting surface of the light emitting element and the surface of the resin are substantially the same surface.
  • light emission of the light emitting element can be prevented from being emitted from the side surface of the light emitting element, so that the light emission efficiency of the light emitting element can be improved.
  • a semiconductor module includes a substrate having metal wiring, an electrode disposed on the substrate and connected to the metal wiring, disposed on the electrode, and opposite to the substrate side.
  • a light emitting element having a light emitting surface, a resin that covers at least a part of a side surface of the light emitting element, and a stepped portion of the electrode, and at least a part of the adjacent light emitting elements. Are connected to each other on the light emitting surface side of the light emitting element.
  • the surface of the semiconductor module can be made smoother.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Engineering & Computer Science (AREA)
  • Led Device Packages (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Planar Illumination Modules (AREA)

Abstract

樹脂(16)は、青色LED(15)の側面および裏面を被覆し、かつ青色LED(15)を水平に保持する。電極(14)は、配線基板(11)の表面と青色LED(15)の裏面との間に設けられ、樹脂(16)を貫通し、かつ配線基板(11)と青色LED(15)とを電気的に接続する。青色LED(15)の光出射面(表面)(151)が樹脂(16)から露出してなり、光出射面(表面)(151)と樹脂(16)の表面(161)とを同一の平面に配置してなる。

Description

半導体モジュール、表示装置、および半導体モジュールの製造方法。
 本発明は、半導体モジュール、表示装置、および半導体モジュールの製造方法に関する。
 特許文献1~3に、従来の発光装置の一例が開示されている。
日本国公開特許公報「特開2015-126209号(2015年7月6日公開)」 日本国特許公報「特許5526782号(2014年4月26日登録)」 日本国公表特許公報「特表2012-503876号(2012年2月9日公開)」
 上述した従来の各発光装置には、発光セグメントを精細化することができないという課題がある。
 本発明は、前記の課題を解決するためになされたものであり、その目的は、発光セグメントを精細化することにある。
 本発明の一態様に係る半導体モジュールは、前記の課題を解決するために、基板と、前記基板上に搭載された発光チップと、前記発光チップの側面および裏面を被覆し、かつ前記発光チップを水平に保持する樹脂と、前記基板の表面と前記発光チップの前記裏面との間に設けられ、前記樹脂を貫通し、かつ前記基板と前記発光チップとを電気的に接続する電極材とを備え、前記発光チップの光出射面(表面)が前記樹脂から露出してなり、前記光出射面(表面)と前記樹脂の表面とを同一の平面に配置してなることを特徴としている。
 本発明の他の態様に係る半導体モジュールは、前記の課題を解決するために、基板と、前記基板上に並置して搭載された複数の発光チップと、前記複数の発光チップの側面および裏面を被覆し、かつ前記複数の発光チップを水平に保持する樹脂と、前記基板の表面と前記複数の発光チップの前記裏面との間に設けられ、前記樹脂を貫通して、かつ前記基板と前記複数の発光チップとを電気的に接続する電極材とを備え、前記複数の発光チップの光出射面(表面)が前記樹脂から露出してなり、前記光出射面(表面)と前記樹脂の表面とを同一の平面に配置してなることを特徴としている。
 本発明の一態様によれば、発光セグメントを精細化することができるという効果を奏する。
本発明の実施形態1に係る半導体モジュールの断面構成を示す断面図である。 本発明の実施形態1に係る半導体モジュールの製造方法を説明する図である。 本発明の実施形態2に係る半導体モジュールの断面構成を示す断面図である。 本発明の実施形態3に係る半導体モジュールの断面構成を示す断面図である。 本発明の実施形態4に係る半導体モジュールの断面構成を示す断面図である。 本発明の実施形態4に係る半導体モジュールによって奏する効果を説明する図である。 本発明の実施形態5に係る半導体モジュールの断面構成を示す断面図である。
 〔実施形態1〕
 図1および図2を参照して、本発明に係る実施形態1について以下に説明する。
 (半導体モジュール1の構成)
 図1は、本発明の実施形態1に係る半導体モジュール1の断面構成を示す断面図である。この図に示すように、半導体モジュール1は、配線基板11、金属配線12、絶縁層13、電極14、青色LED15、および樹脂16を備えている。
 半導体モジュール1は、たとえば、ヘッドマウントディスプレイなどの小型の表示装置に組み込まれる発光装置である。半導体モジュール1では、従来の一般的な表示装置の各画素に相当する箇所に、個別の青色LED15が配置されている。半導体モジュール1は、青色LED15のそれぞれの点灯および消灯を制御することによって、表示装置における情報の表示に寄与する。
 半導体モジュール1では、個々の青色LED15を小さくすると共に、かつ密集された状態で配置されるレイアウトが、好ましい。これにより、表示画面の解像度を向上することができる。本技術は、個々の青色LED15の大きさが、上面視において、縦幅および横幅が20μm以下、より好ましくは数μm~10数μmの製品に応用が可能な技術である。
 (配線基板11)
 配線基板11は、少なくともその表面が青色LED15と接続できるよう、配線を形成したものが利用できる。配線基板11の材料は、基板全体が窒化アルミニウムで構成される窒化アルミニウムの単結晶、多結晶などの結晶性基板、さらに焼結基板、他の材料としてアルミナなどのセラミック、ガラス、Si等の半導体あるいは金属基板、またそれらの表面に窒化アルミニウム薄膜層が形成された基板など、積層体、複合体が使用できる。金属性基板、セラミック基板は放熱性が高いため、好ましい。
 たとえば、Si上にLEDの発光を制御する回路を集積回路形成技術により形成した基板を使用することで、微細なLEDを密集させた高解像度の表示装置を製造することができる。
 (金属配線12)
 金属配線12は、青色LED15に制御電圧を供給する制御回路を少なくとも含む配線である。金属配線12の形成は、エッチング法などによって、金属層のパターニングが施される。たとえば、Si基板表面上にAlまたはCu等からなる金属配線12等を形成する例が挙げられる。さらに、金属配線12を保護する目的で、基板の金属配線12が形成された側の表面にSiO等の薄膜からなる保護膜を形成してもよい。
 (絶縁層13)
 絶縁層13は、酸化膜層および/または樹脂層によって構成される、絶縁性の層である。絶縁層13は、配線基板11と電極14とが直接接触することを防ぐ。
 (電極14)
 電極14は、金属配線12と青色LED15の表面に設けられた金属端子(不図示)とを電気的に接続する、パッド電極として機能するもので、バンプとも呼ばれる。電極14における金属配線12に接続される第1部分は基板側電極141であり、電極14における、青色LED15の表面に設けられた金属端子(不図示)に接続される第2部分は、LED側電極142である。基板側電極141およびLED側電極142は、たとえば、Au、Pt、Pd、Rh、Ni、W、Mo、Cr、Tiのいずれかの金属またはこれらの合金やそれらの組み合わせから成る。組合せの例としては、基板側電極141およびLED側電極142を金属電極層として構成する場合、下面からW/Pt/Au、Rh/Pt/Au、W/Pt/Au/Ni、Pt/Au、Ti/Pt/Au、Ti/Rh、もしくはTiW/Auの積層構造が考えられる。
 電極14は、光出射方向において段差箇所を有する。基板側電極141における光出射方向と平行な断面の面積(第1面積、断面積)は、LED側電極142における光出射方向と平行な断面の面積(第2面積、断面積)と異なる。図1では、基板側電極141の断面積は、LED側電極142の断面積よりも大きい。なお、基板側電極141及びLED側電極142の最表面はAuであることが好ましい。
 (青色LED15)
 青色LED15は、公知のもの、具体的には半導体発光素子を利用できる。中でも、GaN系半導体は、蛍光物質を効率良く励起できる短波長が発光可能であるため、青色LED15として好ましい。
 青色LED15の半導体層としては、窒化物半導体が、可視光域の短波長域、近紫外域、もしくはそれより短波長域である点、その点と波長変換部材(蛍光体)とを組み合わせた半導体モジュール1において好適に用いられる。また、それに限定されずに、ZnSe系、InGaAs系、AlInGaP系などの半導体でも良い。
 半導体層による発光素子構造は、第1導電型(n型)層、第2導電型(p型)層との間に活性層を有する構造が出力、効率上好ましいがこれに限定されない。また、各導電型層に、絶縁、半絶縁性、逆導電型構造が一部に設けられても良く、またそれらが第1、2導電型層に対し付加的に設けられた構造でもよい。別の回路構造、たとえば保護素子構造、を付加的に有してもよい。
 青色LED15およびその半導体層の構造としては、MIS接合、PIN接合やPN接合を有したホモ構造、ヘテロ構造あるいはダブルへテロ構成のものが挙げられる。また、各層を超格子構造としたり、活性層である発光層を量子効果が生ずる薄膜に形成させた単一量子井戸構造や多重量子井戸構造としたり、することもできる。
 青色LED15の表面には、外部からの電力供給を可能とする金属端子が設けられる。
 個々の青色LED15の大きさは、特に限定されないが、表示画面としての解像度が要求される場合、LED15は微細化が求められ、たとえば縦幅および横幅を20μm以下、より好ましくは10数μm以下とすることも必要となる。本技術を用いることにより、これほど青色LED15が小さい場合でも、樹脂16による密着力が充分に高いので、青色LED15を配線基板11に対して安定して固定させることができる。
 (樹脂16)
 樹脂16は、青色LED15および電極14を配線基板11に固定させると共に、青色LED15の側面から光が漏れることを防ぐ。樹脂16は、アンダーフィルとも呼ばれ、一例として液状である樹脂を硬化させて形成することが可能である。樹脂16は、半導体モジュール1における、配線基板11の上部と、青色LED15の側面の一部と、電極14の側面とを少なくとも含めた領域に、埋め込まれている。
 青色LED15の発光は、青色LED15における配線基板11側とは反対側の光出射面151から放出される。したがって、青色LED15における少なくとも側面を樹脂16でもって被覆することにより、以下の作用および効果が得られる。第1に、青色LED15の側面から光が漏れ出すのを回避できる。第2に、光出射面151からの発光と比較して、無視できないほどの色味差を有する光が、側面から外方へ放出するのを抑止して、全体の発光色における色ムラの発生を低減できる。第3に、側面方向へと進行した光を半導体モジュール1の光取り出し方向側へと反射させ、さらに外部への発光領域を制限することで、放出される光の指向性を高めると共に、光出射面151における発光輝度を高められる。第4に、青色LED15から発生する熱を樹脂16へ伝導させることによって、青色LED15の放熱性を高めることができる。第5に、青色LED15の発光層の耐湿性を高めることができる。
 青色LED15における光出射面151から連続した側面、すなわち青色LED15の厚さ方向と平行な側面側が、樹脂16により被覆され、かつ光出射面151が樹脂16から露出されていれば、その外面形状は特に限定しない。たとえば、樹脂16が、光出射面151を超えて突出した構造あるいは光出射面151に満たず凹んだ構造でもよい。
 実施形態1では、図1に示すように、樹脂16の表面161が光出射面151の面状に沿うように構成される。すなわち、樹脂16の被覆領域の表出面が、光出射面151の面と略同一面となるように形成されている。これにより、半導体モジュール1内での発光特性のバラツキを抑え、歩留まりの向上につながる。また、側面の略全面を被覆することにより、青色LED15の放熱性を高めることができる。
 本実施形態では、樹脂16は、白色系樹脂または黒色系樹脂によって構成される。したがって、樹脂16の色は、有色系の色が好ましく、特に好ましいのは白系の色または黒系の色である。
 (電極14の固定強化)
 図1においては、基板側電極141の断面積がLED側電極142の断面積と異なるので、樹脂16は、基板側電極141の側面およびLED側電極142の側面に加えて、いずれかの電極の表面がむき出しになった領域(段差面)にも、密着される。段差面に対し、樹脂16の吸着作用が働くことによって、基板側電極141およびLED側電極142が配線基板11により強く固定される。
 図1に示すように、基板側電極141の断面積がLED側電極142の断面積よりも大きい場合、基板側電極141における段差面の上部から基板側電極141を配線基板11に向けて押さえつける固定力17が、基板側電極141に働く。これにより、電極14およびその上に配置される青色LED15を、より安定して配線基板11に固定することができるので、より好ましい。青色LED15の光出射面151と、樹脂16の表面161とは、略同一面とするのが望ましい。これにより、青色LED15の発光が青色LED15の側面から出射されることを抑えることができるので、青色LED15の発光効率を高めることができる。
 (半導体モジュール1の製造方法)
 図2は、本発明の実施形態1に係る半導体モジュール1の製造方法を説明する図である。
 (青色LED15の形成工程)
 まず、図2の(a)に示すように、成長基板18に青色LED15を設ける。成長基板18は、青色LED15の半導体層をエピタキシャル成長させる基板である。窒化物半導体における基板としては、C面、R面、及びA面のいずれかを主面とするサファイアやスピネル(MgAl24)のような絶縁性基板、また炭化珪素(6H、4H、3C)、Si、ZnS、ZnO、GaAs、ダイヤモンド、及び窒化物半導体と格子接合するニオブ酸リチウム、ガリウム酸ネオジウムなどの酸化物基板、GaNやAlNなどの窒化物半導体基板がある。
 窒化物半導体としては、一般式がInxAlyGa1-x-yN(0≦x、0≦y、x+y≦1)であって、BやP、Asを混晶してもよい。青色LED15のn型半導体層およびp型半導体層は、単層、多層を特に限定しない。窒化物半導体層には活性層である発光層を有し、この活性層は、単一(SQW)または多重量子井戸構造(MQW)とする。
 成長基板18上に、バッファ層などの窒化物半導体の下地層、たとえば低温成長薄膜GaNとGaN層を介して、n型窒化物半導体層として、たとえばSiドープGaNのn型コンタクト層とGaN/InGaNのn型多層膜層、を積層し、続いてInGaN/GaNのMQWの活性層を積層し、さらにp型窒化物半導体層として、たとえばMgドープのInGaN/AlGaNのp型多層膜層とMgドープGaNのp型コンタクト層を積層した構造を用いる。また、窒化物半導体の発光層(活性層)は、たとえば、井戸層を含む、障壁層と井戸層を含む量子井戸構造を有する。活性層に用いられる窒化物半導体は、p型不純物ドープでもよいが、好ましくはノンドープまたはn型不純物ドープにより発光素子を高出力化することができる。
 井戸層にAlを含ませることで、GaNのバンドギャップエネルギーである波長365nmより短い波長を得ることができる。活性層から放出する光の波長は、発光素子の目的および用途などに応じて360nm~650nm付近、好ましくは380nm~560nmの波長とする。井戸層の組成はInGaNが、可視光・近紫外域に好適に用いられ、その時の障壁層の組成は、GaN、InGaNが良い。障壁層と井戸層の膜厚の具体例としては、それぞれ1nm以上30nm以下、1nm以上20nm以下であり、1つの井戸層の単一量子井戸、障壁層などを介した複数の井戸層の多重量子井戸構造にすることができる。
 (LED側電極142の形成工程)
 青色LED15の形成後、図2の(b)に示すように、青色LED15の上に複数のLED側電極142を形成する。この形成には、周知の一般的な電極形成技術が使用される。LED側電極142の代表的な材料は、たとえばAuである。
 (分離溝19の形成工程)
 LED側電極142の形成後、図2の(c)に示すように、青色LED15に複数の分離溝19を形成する。この形成には、標準的な半導体選択エッチングプロセスが使用される。図2では、隣り合うLED側電極142の間に、分離溝19を形成する。形成される分離溝19は、成長基板18の表面にまで達する。分離溝19が形成されることによって、一枚の青色LED15が、成長基板18の表面において複数の個別の青色LED15(発光チップ)に分割される。
 (2つの基板の位置合わせ工程)
 分離溝19の形成後、図2の(d)に示すように、金属配線12、絶縁層13、および基板側電極141が予め形成された配線基板11を用意する。配線基板11に対する基板側電極141の形成には、周知の一般的な電極形成技術が使用される。基板側電極141の代表的な材料は、たとえばAuである。配線基板11の用意と並行して、図2の(d)に示すように、成長基板18を反転させる。反転後、各基板側電極141と各LED側電極142とが対向するように、配線基板11と成長基板18とを位置合わせする。
 (基板の貼り合わせ工程)
 位置合わせの完了後、図2の(e)に示すように、配線基板11と成長基板18とを貼り合わせる。その際、既存の貼り合わせ技術を使用して、対応する基板側電極141およびLED側電極142が接合するように、配線基板11および成長基板18を加圧によって上下から抑える。これにより、対応する基板側電極141およびLED側電極142が一体化され、電極14を構成する。
 (樹脂16の形成工程)
 貼り合わせ工程の完了後、配線基板11と成長基板18との間にできた空隙内に、液状樹脂16aを充填する。充填後の状態を図2の(f)に示す。この際、たとえば、液状樹脂16aで満たされた容器内に、貼り合わせ後の状態で浸せばよい。液状樹脂16aの主材料は特に限定されないが、たとえばエポキシ樹脂であることが好ましい。なお、液状樹脂16aの注入方法は上記以外に注射針、特に配線基板11と青色LED15との間にできた空隙のサイズに合ったマイクロニードルで液状樹脂16aを注入する方法でもよい。この場合の注射針の材料としては金属製、またはプラスチック製などが用いられる。
 充填工程では、液状樹脂16aを50℃~200℃の温度範囲内の温度下で充填することが好ましい。これにより、液状樹脂16aを空隙内に正常に充填しやすくなる。さらに、温度範囲は、80℃~170℃であることがより好ましい。これにより、樹脂16の特性(後述する硬化プロセス後の密着性、放熱性など)を損なう恐れを減少させることができる。また、温度範囲は、100℃~150℃であることがなお一層好ましい。これにより、前記空隙に発生する気泡などを少なくすることができ、対流などが発生することなくほぼ完全に充填することができ、半導体モジュール1を製造し易くなる。
 特に、個々の青色LED15の大きさを、たとえば縦幅および横幅が20μm以下、より好ましくは数μm~10数μm、青色LED15の厚さを数μm(2μm~10μm)程度の微小サイズとした場合、基板剥離および剥離後の工程において液状樹脂16aは固着力向上のための補強部材としてより有用に機能する。これにより、樹脂16の上記製品間の特性のバラツキをより小さくできるため、半導体モジュール1を製造し易くできる。
 空隙内に充填された液状樹脂16aは、図2の(f)に示すように、空隙内に完全に埋め込まれる。これにより、青色LED15の側面、電極14の側面および段差面、ならびに配線基板11の上部に、液状樹脂16aが埋め込まれる。液状樹脂16aの充填完了後、液状樹脂16aを硬化させる。なお、液状樹脂16aを硬化させる方法については特に限定されないが、たとえば、液状樹脂16aを加熱する、または、液状樹脂16aに紫外線を照射する、ことにより液状樹脂16aを硬化させてもよい。
 (成長基板18の剥離工程)
 充填工程の完了後、図2の(g)に示すように、成長基板18を剥離させる。この工程には、既存の剥離技術が使用される。既存の剥離手段の一例として、レーザー光の照射を利用した剥離技術を利用することができる。たとえばLEDの成長基板にサファイアなどの透明基板を用い、発光素子層として窒化物半導体を結晶成長した場合、透明基板側からレーザー光を一定条件で照射することにより成長基板と結晶成長層との界面に与えるダメージを軽減することが可能である。なお、その他の手段としては湿式エッチング法、研削、または研磨法などを用いた成長基板18の剥離も可能である。
 樹脂16が電極14および青色LED15を配線基板11に密着固定しているので、成長基板18を剥離する際、青色LED15および電極14が一緒に剥離されることを防止できる。成長基板18の剥離後、青色LED15の光出射面151および樹脂16の表面161が露出される。これにより、半導体モジュール1の製造が完了する。
 上述した製造方法は、あくまで、半導体モジュール1を製造可能とする方法の一例に過ぎない。ここに説明された各工程は、半導体モジュール1を製造し易くするためのものであり、半導体モジュール1の製造方法を構成する工程は、これらに限定されるものではない。
 本実施形態に係る半導体モジュール1が備える各部材の関係は、次のようにも表現され得る。樹脂16は、青色LED15の側面および裏面を被覆し、かつ青色LED15を水平に保持する。電極14は、配線基板11の表面と青色LED15の裏面との間に設けられ、樹脂16を貫通し、かつ配線基板11と青色LED15とを電気的に接続する電極材である。青色LED15の光出射面(表面)151は、樹脂16から露出してなり、光出射面(表面)151と樹脂16の表面161とを同一の平面に配置してなる。
 本実施形態に係る半導体モジュール1によって奏する効果は、次のようにも表現され得る。青色LED15を、電極14および樹脂16によって水平状態に保持することができる。さらに、アクセスの発光セグメントの大きさを、青色LED15そのものの大きさにまで小さくできるので、発光セグメントを精細化することができる。半導体モジュール1の光軸を安定化させることもできる。青色LED15(蛍光体)を容易に形成することもできる。
 本実施形態に係る半導体モジュール1が備える各部材の関係は、次のようにも表現され得る。複数の青色LED15は、配線基板11上に並置して搭載される。樹脂16は、複数の青色LED15の側面および裏面を被覆し、かつ複数の青色LED15を水平に保持する。電極14は、配線基板11の表面と複数の青色LED15の裏面との間に設けられ、樹脂16を貫通して、かつ配線基板11複数の青色LED15とを電気的に接続する電極材である。複数の発光チップの光出射面(表面)151は、樹脂16からから露出してなり、光出射面(表面)151と樹脂16の表面161とを同一の平面に配置してなる。
 本実施形態に係る半導体モジュール1によって奏する効果は、次のようにも表現され得る。複数の青色LED15の全てを、電極14および樹脂16によって水平状態に保持することができる。これにより、いくつかの青色LED15が傾くことを原因とする発光セグメントの違和感を人に与えることを、防止できる。さらに、半導体モジュール1の複数の発光セグメントの大きさを、複数の青色LED15そのものの大きさまで小さくできるので、複数の発光セグメントを精細化することができる。半導体モジュール1の光軸を安定化させることもできる。複数の青色LED15(蛍光体)を容易に形成することもできる。複数の発光セグメントの光軸のばらつきを防止したり、半導体モジュール1が発する光のちらつきを防止したりすることもできる。
 〔実施形態2〕
 図3を参照して、本発明に係る実施形態2について以下に説明する。本実施形態において実施形態1と共通する部材には、同一の部材番号を付し、特に必要がない限りその詳細な説明を繰り返さない。
 図3は、本発明の実施形態2に係る半導体モジュールの断面構成を示す断面図である。この図に示すように、本実施形態に係る半導体モジュール1は、実施形態1に係る半導体モジュール1の電極14に代えて、電極14aを備えている。電極14aにおける金属配線12に接続される第1部分は基板側電極141aであり、電極14aにおける青色LED15の表面に設けられた金属端子(不図示)に接続される第2部分はLED側電極142aである。また、基板側電極141aとLED側電極142aとは略同一のサイズであり、それぞれ半球状の形状を有している。電極14aの側面の一部にはくびれ箇所が形成されており、当該くびれ箇所が段差面を構成する。
 配線基板11と成長基板18とを貼り合わせるとき、対応する基板側電極141aおよびLED側電極142aが接合するように、配線基板11および成長基板18を加圧によって上下から抑える場合を考える。この場合、対応する基板側電極141aおよびLED側電極142aが一体化され、電極14aを構成すると、電極14aは、図3に示す形状になる。
 対応する基板側電極141aとLED側電極142aとを接合させた場合、電極14aの側面の一部にあるくびれ箇所に樹脂16が入り込むことにより、基板側電極141aとLED側電極142aとの固定強度を高めることができる。
 なお、基板側電極141aおよびLED側電極142aの形状は半球状に限られるものではない。要は、基板側電極141aおよびLED側電極142aの形状は、電極14aの側面の一部にくびれ箇所が形成されるような形状であればよい。たとえば、基板側電極141aおよびLED側電極142aの形状はそれぞれ、円錐または円錐台形状などの凸形状であってもよい。
 〔実施形態3〕
 図4を参照して、本発明に係る実施形態3について以下に説明する。本実施形態において実施形態1~2と共通する部材には、同一の部材番号を付し、特に必要がない限りその詳細な説明を繰り返さない。
 図4は、本発明の実施形態3に係る半導体モジュール1の断面構成を示す断面図である。この図に示すように、本実施形態に係る半導体モジュール1は、実施形態1に係る半導体モジュール1の全構成要素に加えて、赤蛍光体31、緑蛍光体32、および透光性質樹脂33を備えている。
 樹脂16は、配線基板11の上部と、青色LED15の側面と、電極14の周囲とに埋め込まれている。図4に示す3つの青色LED15を、以下では、図中の左から順に第1、第2、および第3の青色LED15と称する。赤蛍光体31は、第1の青色LED15の表面(光出射面151)に配置されている。緑蛍光体32は、第1の青色LED15の隣に配置される第2の青色LED15の表面(光出射面151)に配置されている。透光性質樹脂33は、第2の青色LED15の隣に配置される第3の青色LED15の表面(光出射面151)に配置されている。上記の各種蛍光体は少なくともLED15の光出射面151を覆うよう、たとえばフォトリソグラフィまたはスクリーン印刷などの手法によって形成される。
 赤蛍光体31は、その直下に配置される青色LED15からの発光の波長を変換し、赤色光を出射する。緑蛍光体32は、その直下に配置される青色LED15からの発光の波長を変換し、緑色光を出射する。透光性質樹脂33は、その直下に配置される青色LED15から発光の波長を変換せず、そのまま通過させる。これにより、本実施形態に係る半導体モジュール1は、赤色光、緑色光、および青色光の三原色の色を発光することができる。また、本実施形態に係る半導体モジュール1が組み込まれる表示装置は、それぞれのLEDを発光制御することによりカラー表示をすることができる。
 赤蛍光体31および緑蛍光体32は、具体的にガラス板、それに光変換部材を備えたもの、あるいは光変換部材の蛍光体結晶もしくはその相を有する単結晶体、多結晶体、アモルファス体、セラミック体、あるいは蛍光体結晶粒子による、それと適宜付加された透光性部材との、焼結体、凝集体、多孔質性材料、それらに透光性部材、たとえば樹脂を混入、含浸したもの、あるいは蛍光体粒子を含有する透光性部材、たとえば透光性樹脂の成形体などから構成される。なお、光透過部材は、樹脂などの有機材料よりも無機材料で構成されることが耐熱性の観点からは好ましい。具体的には蛍光体を含有する透光性の無機材料からなることが好ましく、特に蛍光体と無機物(結合材)との焼結体、あるいは蛍光体からなる焼結体や単結晶で成形することで信頼性が高まる。なお、YAG(イットリウム・アルミニウム・ガーネット)の蛍光体を用いる場合、YAGの単結晶や高純度の焼結体のほか、アルミナ(Al)を結合材(バインダー)とするYAG/アルミナの焼結体が信頼性の観点から好ましい。また、赤蛍光体31および緑蛍光体32の形状は特に限定されないが、実施形態2では赤蛍光体31および緑蛍光体32を板状とした。板状とすることで、面状に構成される青色LED15の出射面との結合効率が良く、赤蛍光体31および緑蛍光体32の主面とが略平行になるよう容易に位置合わせできる。加えて、赤蛍光体31および緑蛍光体32の厚みを略一定とすることで、構成される波長変換部材の偏在を抑止でき、この結果、通過する光の波長変換量を略均一として混色の割合を安定させ、発光面15aの部位における色ムラを抑止できる。
 また、青色LED15と好適に組み合わせて白色発光とでき、波長変換部材に用いられる代表的な蛍光体としては、セリウムで付括されたYAGの蛍光体およびLAG(ルテチウム・アルミニウム・ガーネット)の蛍光体が挙げられる。特に、高輝度且つ長時間の使用時においては(Re1-xSmx3(Al1-yGay512:Ce(0≦x<1、0≦y≦1、Reは、Y、Gd、La、Luからなる群より選択される少なくとも一種の元素である。)などが好ましい。またYAG、LAG、BAM、BAM:Mn、(Zn、Cd)Zn:Cu、CCA、SCA、SCESN、SESN、CESN、CASBNおよびCaAlSiN3:Euからなる群から選択される少なくとも1種を含む蛍光体が使用できる。
 本実施形態に係る半導体モジュール1では、少なくとも光出射面151が平坦化されているので、赤蛍光体31、緑蛍光体32、および透光性質樹脂33を、青色LED15の光出射面151に対して密着力を上げることができるとともに、膜厚の均一化も図れるので光学特性が向上する。また、樹脂16の表面161が光出射面151の面状に沿うように、すなわち、樹脂16の被覆領域の表出面が光出射面151の面と略同一面となるように形成されていれば、この面は平坦に近い状態になる。このため、各種蛍光体の形成工程(たとえばフォトリソグラフィまたはスクリーン印刷など)において安定なパターン形成が可能となり、製品品質の向上が期待できる。
 〔実施形態4〕
 図5および6を参照して、本発明に係る実施形態4について以下に説明する。本実施形態において実施形態1~3の少なくともいずれかと共通する部材には、同一の部材番号を付し、特に必要がない限りその詳細な説明を繰り返さない。
 図5は、本発明の実施形態4に係る半導体モジュール1の断面構成を示す断面図である。この図に示すように、本実施形態に係る半導体モジュール1の構成要素は、実施形態1に係る半導体モジュール1の構成要素と同一である。しかし、本実施形態では、樹脂16の構成が異なる。詳細には、樹脂16は、第1層および第2層を含む少なくとも2層からなり、図5の例では、第1層が白色系樹脂162(第1樹脂)であり、第2層は、白色系樹脂162よりも光反射率の低い黒色系樹脂163(第2樹脂)である。白色系樹脂162が配線基板11側に配置され、白色系樹脂162の上に黒色系樹脂163が配置されている。
 図5の構成によれば、樹脂16の光反射率を配線基板11側において50%以上に制御することができる。さらに、樹脂16の光透過率を、青色LED15側において50%以下に制御することができる。半導体モジュール1の光透過率および光反射率の詳細は後述する。
 図6は、本発明の実施形態4に係る半導体モジュール1によって奏する効果を説明する図である。
 図6の(a)は、半導体モジュール1の正面(表面)を構成する複数の部分領域41を示す。この図には3×3=9つの部分領域41が示される。1つの部分領域41は、たとえば、半導体モジュール1が組み込まれる表示装置における1つの画素に対応する。図6の(a)では、1つの部分領域41は、3つのドットによって構成される。各ドットは、たとえば、三原色のいずれかを発光する部分である。
 図6の(a)では、中央の部分領域41に含まれる3つのドットのうち、領域の中心に配置される中心ドット42のみを発光した場合、中央の部分領域41のみが発光する。この場合の発光輝度を100とする。図6の(b)は、半導体モジュール1において光漏れが発生した様子を示す。図6の(b)では、中心ドット42のみを発光させた場合、発光範囲43が、中央の部分領域41から周囲の部分領域41にまで拡がっている。中央の部分領域41における発光の輝度を100とした場合、周囲の部分領域41に漏れた発光輝度は20である。この場合の光漏れ率を20%であると規定する。光漏れ率は、半導体モジュール1による面発光時のコントラスト比であるとも言える。
 図6の(c)は、半導体モジュール1の面内方向における光漏れ率と、樹脂16の光透過率または光反射率との関係を示すグラフである。このグラフの縦軸は光漏れ率を示し、横軸は光透過率または光反射率を示す。
 曲線51に示すように、樹脂16の光透過率が高いほど、半導体モジュール1の光漏れ率は高くなる。一方、曲線52に示すように、樹脂16の光反射率が高いほど、半導体モジュール1の光漏れ率は低くなる。光透過率が50%以下の場合、光漏れ率は20%以下である。光反射率が50%以上の場合も、同様に、光漏れ率は20%以下である。
 半導体モジュール1では、樹脂16の光透過率は50%以下であることが好ましい。これにより、光漏れ率を20%以下にすることができるので、半導体モジュール1が組み込まれる表示装置の表示品位を向上させることができる。また、半導体モジュール1では、樹脂16の光反射率は50%以上であることが好ましい。これにより、光漏れ率を20%以下にすることができるので、半導体モジュール1が組み込まれる表示装置の表示品位を向上させることができる。
 〔実施形態5〕
 図7を参照して、本発明に係る実施形態4について以下に説明する。本実施形態において実施形態1~3の少なくともいずれかと共通する部材には、同一の部材番号を付し、特に必要がない限りその詳細な説明を繰り返さない。
 図7は、本発明の実施形態5に係る半導体モジュール1の断面構成を示す断面図である。この図に示すように、本実施形態に係る半導体モジュール1の構成要素は、実施形態1に係る半導体モジュール1の構成要素と同一である。しかし、本実施形態では、青色LED15の形状が異なる。詳細には、青色LED15の光出射面151において、隣接する複数の青色LED15の少なくとも一部が互いに接続されている。図7の例では、複数の青色LED15は、1つの光出射面151を共有している。これにより、半導体モジュール1の表面をより平滑にすることができる。
 本実施形態の半導体モジュール1は、たとえば次のように製造される。分離溝19の作製ステップにおいて、分離溝19を成長基板18まで到達させず、エピタキシャル層がわずか(たとえば1μm)だけ成長基板18の表面に残るように、分離溝19を作製する。これにより、成長基板18の剥離ステップにおいて、たとえば成長基板18をレーザー照射によって剥離する際に、界面ではないGaN層が分解されることなく、図7に示すように薄い層として半導体モジュール1に残る状態にすることができる。この結果、半導体モジュール1の作製時における表面の平滑化を、より改善することができる。
 〔まとめ〕
 本発明の態様1に係る半導体モジュール(1)は、基板(配線基板11)と、前記基板上に搭載された発光チップ(青色LED15)と、前記発光チップの側面および裏面を被覆し、かつ前記発光チップを水平に保持する樹脂(16)と、前記基板の表面と前記発光チップの裏面との間に設けられ、前記樹脂を貫通し、かつ前記基板と前記発光チップとを電気的に接続する電極材(電極14)とを備え、前記発光チップの光出射面(表面)(151)が前記樹脂から露出してなり、前記光出射面(表面)と前記樹脂の表面(161)とを同一の平面に配置してなることを特徴としている。
 前記の構成によれば、発光チップを、電極材および樹脂によって水平状態に保持することができる。さらに、半導体モジュールの発光セグメントの大きさを、発光チップそのものの大きさにまで小さくできるので、発光セグメントを精細化することができる。
 本発明の態様2に係る半導体モジュール(1)は、基板(配線基板11)と、前記基板上に並置して搭載された複数の発光チップ(青色LED15)と、前記複数の発光チップの側面および裏面を被覆し、かつ前記複数の発光チップを水平に保持する樹脂(16)と、前記基板の表面と前記複数の発光チップの裏面との間に設けられ、前記樹脂を貫通して、かつ前記基板と前記複数の発光チップとを電気的に接続する電極材(電極14)とを備え、前記複数の発光チップの光出射面(表面)(151)が前記樹脂から露出してなり、前記光出射面(表面)と前記樹脂の表面(161)とを同一の平面に配置してなることを特徴としている。
 前記の構成によれば、複数の発光チップの全てを、電極材および樹脂によって水平状態に保持することができる。これにより、いくつかの発光チップが傾くことを原因とする発光セグメントの違和感を人に与えることを、防止できる。さらに、半導体モジュールの複数の発光セグメントの大きさを、複数の発光チップそのものの大きさまで小さくできるので、複数の発光セグメントを精細化することができる。
 本発明の態様3に係る半導体モジュールは、前記態様1または2において、上面視における前記発光チップの縦幅および横幅は、20μm以下であることを特徴としている。
 本発明の態様4に係る半導体モジュールは、前記態様1または2において、前記基板は、金属配線を有しており、前記電極材は、前記金属配線に接続される第1部分(基板側電極141)と、前記発光チップに接続される第2部分(LED側電極142)とによって構成され、前記第1部分における光出射方向と並行な断面の第1面積は、前記第2部分における前記光出射方向と並行な断面の第2面積と異なることを特徴としている。
 本発明の態様5に係る半導体モジュールは、前記態様4において、前記第1面積は前記第2面積よりも大きいことを特徴としている。
 前記の構成によれば、電極における第2部分を基板に押さえつける固定力が電極に加わるので、発光チップをなお一層基板に固定させることができる。
 本発明の態様6に係る半導体モジュールは、前記態様1または2において、前記樹脂は、第1層および第2層を含む少なくとも2つの層によって構成され、前記第1層は、前記基板側に配置される第1樹脂(白色系樹脂162)であり、前記第2層は、前記第1樹脂の上に配置される、前記第1樹脂よりも光反射率の低い第2樹脂(黒色系樹脂163)であることを特徴としている。
 前記の構成によれば、発光チップの周囲への光漏れを防止できる。
 本発明の態様7に係る表示装置は、前記態様1~6のいずれかに係る半導体モジュールを備えていることを特徴とする。
 本発明の態様8に係る製造方法は、前記態様1~6のいずれかに係る半導体モジュールを製造する製造方法であって、硬化される前には液状の樹脂を、50℃~200℃の温度範囲に含まれる温度下で基板間に充填する工程を有することを特徴としている。
 前記の構成によれば、液状の樹脂を基板間の空隙内に正常に充填し易くなる。
 本発明の態様9に係る製造方法は、前記態様8において、前記温度範囲は、80℃~170℃であることを特徴としている。
 前記の構成によれば、硬化後の樹脂の特性(密着性、放熱性など)を損なう恐れを減少させることができる。
 本発明の態様10に係る製造方法は、前記態様8において、前記温度範囲は、100℃~150℃であることを特徴としている。
 前記の構成によれば、硬化後の樹脂の上記特性の製品間バラツキをより小さくすることができるため、半導体モジュールを製造し易くできる。
 本発明の態様11に係る製造方法は、前記態様8~10のいずれかにおいて、前記半導体モジュールは、金属配線を有する基板と、前記基板上に配置され、かつ前記金属配線に接続される電極と、前記電極上に配置され、前記基板側とは反対側の光出射面を有する発光素子と、前記基板上と、前記発光素子の側面の一部と、前記電極における段差箇所とを少なくとも覆う樹脂とを備えており、隣り合う前記発光素子の少なくとも一部が、前記発光素子の光出射面側において互いに接続されていることを特徴としている。
 前記の構成によれば、半導体モジュールの表面をより平滑にすることができる。
 本発明の態様12に係る半導体モジュールは、金属配線(12)を有する基板(配線基板11)と、前記基板上に配置され、かつ前記金属配線に接続される電極(14)と、前記電極に接続され、前記基板側とは反対側の光出射面を有する発光素子(青色LED15)とを備えており、前記電極は、前記電極の側面に段差箇所を有し、前記基板上と、前記発光素子の側面の一部と、前記段差箇所とを少なくとも覆う樹脂(樹脂16)をさらに備えていることを特徴としている。
 前記の構成によれば、搭載する基板に発光素子および電極をより強く固定させることができる。
 本発明の態様13に係る半導体モジュールは、前記態様12において、前記発光素子の前記光出射面と、前記樹脂の表面とが、略同一の面であることを特徴としている。
 前記の構成によれば、発光素子の発光が発光素子の側面から出射されることを防げるので、発光素子の発光効率を向上させることができる。
 本発明の態様14に係る半導体モジュールは、金属配線を有する基板と、前記基板上に配置され、かつ前記金属配線に接続される電極と、前記電極上に配置され、前記基板側とは反対側の光出射面を有する発光素子と、前記基板上と、前記発光素子の側面の一部と、前記電極における段差箇所とを少なくとも覆う樹脂とを備えており、隣り合う前記発光素子の少なくとも一部が、前記発光素子の光出射面側において互いに接続されていることを特徴としている。
 前記の構成によれば、半導体モジュールの表面をより平滑にすることができる。
 本発明は前述した各実施形態に限定されるものではなく、請求項に示した範囲で種々の変更が可能である。異なる実施形態にそれぞれ開示された技術的手段を適宜組み合わせて得られる実施形態も、本発明の技術的範囲に含まれる。各実施形態にそれぞれ開示された技術的手段を組み合わせることによって、新しい技術的特徴を形成することもできる。
 1 半導体モジュール
 11 配線基板
 12 金属配線
 13 絶縁層
 14 電極
 15a 発光面
 16 樹脂
 17 固定力
 18 成長基板
 19 分離溝
 31 赤蛍光体
 32 緑蛍光体
 33 透光性質樹脂
 41 部分領域
 42 中心ドット
 43 発光範囲
 51 曲線
 141 基板側電極(第1部分)
 142 LED側電極(第2部分)
 151 光出射面
 161 表面
 162 白色系樹脂
 163 黒色系樹脂

Claims (11)

  1.  基板と、
     前記基板上に搭載された発光チップと、
     前記発光チップの側面および裏面を被覆し、かつ前記発光チップを水平に保持する樹脂と、
     前記基板の表面と前記発光チップの前記裏面との間に設けられ、前記樹脂を貫通し、かつ前記基板と前記発光チップとを電気的に接続する電極材とを備え、
     前記発光チップの光出射面(表面)が前記樹脂から露出してなり、
     前記光出射面(表面)と前記樹脂の表面とを同一の平面に配置してなることを特徴とする半導体モジュール。
  2.  基板と、
     前記基板上に並置して搭載された複数の発光チップと、
     前記複数の発光チップの側面および裏面を被覆し、かつ前記複数の発光チップを水平に保持する樹脂と、
     前記基板の表面と前記複数の発光チップの前記裏面との間に設けられ、前記樹脂を貫通して、かつ前記基板と前記複数の発光チップとを電気的に接続する電極材とを備え、
     前記複数の発光チップの光出射面(表面)が前記樹脂から露出してなり、
     前記光出射面(表面)と前記樹脂の表面とを同一の平面に配置してなることを特徴とする半導体モジュール。
  3.  上面視における前記発光チップの縦幅および横幅は、20μm以下であることを特徴とする請求項1または2に記載の半導体モジュール。
  4.  前記基板は、金属配線を有しており、
     前記電極材は、
      前記金属配線に接続される第1部分と、
      前記発光チップに接続される第2部分とによって構成され、
     前記第1部分における光出射方向と並行な断面の第1面積は、前記第2部分における前記光出射方向と並行な断面の第2面積と異なることを特徴とする請求項1または2に記載の半導体モジュール。
  5.  前記第1面積は前記第2面積よりも大きいことを特徴とする請求項4に記載の半導体モジュール。
  6.  前記樹脂は、第1層および第2層を含む少なくとも2つの層によって構成され、
     前記第1層は、前記基板側に配置される第1樹脂であり、前記第2層は、前記第1樹脂の上に配置される、前記第1樹脂よりも光反射率の低い第2樹脂であることを特徴とする請求項1または2に記載の半導体モジュール。
  7.  請求項1~6のいずれか1項に記載の半導体モジュールを備えていることを特徴とする表示装置。
  8.  請求項1~6のいずれか1項に記載の半導体モジュールを製造する製造方法であって、
     硬化される前には液状の樹脂を、50℃~200℃の温度範囲に含まれる温度下で基板間に充填する工程を有することを特徴とする製造方法。
  9.  前記温度範囲は、80℃~170℃であることを特徴とする請求項8に記載の製造方法。
  10.  前記温度範囲は、100℃~150℃であることを特徴とする請求項8に記載の製造方法。
  11.  前記半導体モジュールは、
      金属配線を有する基板と、
      前記基板上に配置され、かつ前記金属配線に接続される電極と、
      前記電極上に配置され、前記基板側とは反対側の光出射面を有する発光素子と、
      前記基板上と、前記発光素子の側面の一部と、前記電極における段差箇所とを少なくとも覆う樹脂とを備えており、
     隣り合う前記発光素子の少なくとも一部が、前記発光素子の光出射面側において互いに接続されていることを特徴とする請求項8~10のいずれか1項に記載の製造方法。
PCT/JP2018/008909 2017-05-30 2018-03-08 半導体モジュール、表示装置、および半導体モジュールの製造方法。 WO2018220932A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201880036113.3A CN110741484A (zh) 2017-05-30 2018-03-08 半导体模块、显示装置及半导体模块的制造方法
JP2019521961A JP6835962B2 (ja) 2017-05-30 2018-03-08 半導体モジュール、表示装置、および半導体モジュールの製造方法。
US16/618,062 US20200091120A1 (en) 2017-05-30 2018-03-08 Semiconductor module, display device, and semiconductor module manufacturing method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017106981 2017-05-30
JP2017-106981 2017-05-30

Publications (1)

Publication Number Publication Date
WO2018220932A1 true WO2018220932A1 (ja) 2018-12-06

Family

ID=64455278

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2018/008909 WO2018220932A1 (ja) 2017-05-30 2018-03-08 半導体モジュール、表示装置、および半導体モジュールの製造方法。

Country Status (5)

Country Link
US (1) US20200091120A1 (ja)
JP (2) JP6835962B2 (ja)
CN (1) CN110741484A (ja)
TW (1) TWI771424B (ja)
WO (1) WO2018220932A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020202252A (ja) * 2019-06-07 2020-12-17 株式会社ブイ・テクノロジー 貼り合わせ装置、貼り合わせ方法及び表示装置の製造方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102538472B1 (ko) * 2018-05-18 2023-06-01 엘지이노텍 주식회사 조명 모듈 및 이를 구비한 조명 장치
JP7162487B2 (ja) * 2018-10-05 2022-10-28 ローム株式会社 チップ部品およびその製造方法
WO2023204156A1 (ja) * 2022-04-20 2023-10-26 東レ株式会社 表示装置

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008262993A (ja) * 2007-04-10 2008-10-30 Nikon Corp 表示装置
WO2009069671A1 (ja) * 2007-11-29 2009-06-04 Nichia Corporation 発光装置及びその製造方法
JP2010157638A (ja) * 2008-12-27 2010-07-15 Nichia Corp 発光装置及びその製造方法
JP2012059939A (ja) * 2010-09-09 2012-03-22 Stanley Electric Co Ltd 発光装置およびその製造方法
JP2015092529A (ja) * 2013-10-01 2015-05-14 ソニー株式会社 発光装置、発光ユニット、表示装置、電子機器、および発光素子
US20150362165A1 (en) * 2014-06-14 2015-12-17 Hiphoton Co., Ltd. Light Engine Array
JP2016119402A (ja) * 2014-12-22 2016-06-30 豊田合成株式会社 発光装置の製造方法
JP2017076673A (ja) * 2015-10-13 2017-04-20 豊田合成株式会社 発光装置の製造方法
US20170148771A1 (en) * 2015-11-19 2017-05-25 Samsung Electronics Co., Ltd. Light source module, display panel, and display apparatus including the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5228441B2 (ja) * 2007-10-29 2013-07-03 三菱化学株式会社 集積型発光源およびその製造方法
JP5848976B2 (ja) * 2012-01-25 2016-01-27 新光電気工業株式会社 配線基板、発光装置及び配線基板の製造方法
KR20150000676A (ko) * 2013-06-25 2015-01-05 삼성전자주식회사 반도체 발광소자 패키지 제조방법
US10910350B2 (en) * 2014-05-24 2021-02-02 Hiphoton Co., Ltd. Structure of a semiconductor array

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008262993A (ja) * 2007-04-10 2008-10-30 Nikon Corp 表示装置
WO2009069671A1 (ja) * 2007-11-29 2009-06-04 Nichia Corporation 発光装置及びその製造方法
JP2010157638A (ja) * 2008-12-27 2010-07-15 Nichia Corp 発光装置及びその製造方法
JP2012059939A (ja) * 2010-09-09 2012-03-22 Stanley Electric Co Ltd 発光装置およびその製造方法
JP2015092529A (ja) * 2013-10-01 2015-05-14 ソニー株式会社 発光装置、発光ユニット、表示装置、電子機器、および発光素子
US20150362165A1 (en) * 2014-06-14 2015-12-17 Hiphoton Co., Ltd. Light Engine Array
JP2016119402A (ja) * 2014-12-22 2016-06-30 豊田合成株式会社 発光装置の製造方法
JP2017076673A (ja) * 2015-10-13 2017-04-20 豊田合成株式会社 発光装置の製造方法
US20170148771A1 (en) * 2015-11-19 2017-05-25 Samsung Electronics Co., Ltd. Light source module, display panel, and display apparatus including the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020202252A (ja) * 2019-06-07 2020-12-17 株式会社ブイ・テクノロジー 貼り合わせ装置、貼り合わせ方法及び表示装置の製造方法
JP7343891B2 (ja) 2019-06-07 2023-09-13 株式会社ブイ・テクノロジー 貼り合わせ装置、貼り合わせ方法及び表示装置の製造方法

Also Published As

Publication number Publication date
TWI771424B (zh) 2022-07-21
JP7093432B2 (ja) 2022-06-29
JPWO2018220932A1 (ja) 2020-04-02
CN110741484A (zh) 2020-01-31
JP2021093533A (ja) 2021-06-17
JP6835962B2 (ja) 2021-02-24
US20200091120A1 (en) 2020-03-19
TW201909453A (zh) 2019-03-01

Similar Documents

Publication Publication Date Title
US10734559B2 (en) Light-emitting diode (LED), LED package and apparatus including the same
JP5634003B2 (ja) 発光装置
JP7093432B2 (ja) 半導体モジュール、表示装置、および半導体モジュールの製造方法
US11508708B2 (en) Semiconductor module, display apparatus, and semiconductor module manufacturing method
JP5689225B2 (ja) 発光装置
JP6205897B2 (ja) 発光装置及びその製造方法
US10109615B2 (en) Light emitting device
CN104205374B (zh) 具有波长转换侧面涂层的发光器件
US20110316025A1 (en) Light emitting device
CN111863856B (zh) 光源装置以及发光装置
JP5967269B2 (ja) 発光装置
US9893038B2 (en) Light-emitting device having first and second wiring patterns
JP2015099940A (ja) 発光装置
US11329033B2 (en) Semiconductor module, display device, and semiconductor module production method
JP6460189B2 (ja) 発光装置及びその製造方法
JP5761391B2 (ja) 発光装置
JP2013239712A (ja) 発光装置
JP6274240B2 (ja) 発光装置
JP2023105255A (ja) 発光装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18810246

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2019521961

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18810246

Country of ref document: EP

Kind code of ref document: A1