WO2017147969A1 - 互补型薄膜晶体管及其制造方法 - Google Patents
互补型薄膜晶体管及其制造方法 Download PDFInfo
- Publication number
- WO2017147969A1 WO2017147969A1 PCT/CN2016/078751 CN2016078751W WO2017147969A1 WO 2017147969 A1 WO2017147969 A1 WO 2017147969A1 CN 2016078751 W CN2016078751 W CN 2016078751W WO 2017147969 A1 WO2017147969 A1 WO 2017147969A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- type semiconductor
- semiconductor layer
- thin film
- film transistor
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 81
- 230000000295 complement effect Effects 0.000 title claims abstract description 64
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 18
- 239000004065 semiconductor Substances 0.000 claims abstract description 173
- 229910052751 metal Inorganic materials 0.000 claims abstract description 83
- 239000002184 metal Substances 0.000 claims abstract description 83
- 238000002161 passivation Methods 0.000 claims abstract description 70
- 239000000463 material Substances 0.000 claims abstract description 36
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 229910044991 metal oxide Inorganic materials 0.000 claims abstract description 21
- 150000004706 metal oxides Chemical class 0.000 claims abstract description 21
- 230000004888 barrier function Effects 0.000 claims description 9
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 8
- XMWRBQBLMFGWIX-UHFFFAOYSA-N C60 fullerene Chemical compound C12=C3C(C4=C56)=C7C8=C5C5=C9C%10=C6C6=C4C1=C1C4=C6C6=C%10C%10=C9C9=C%11C5=C8C5=C8C7=C3C3=C7C2=C1C1=C2C4=C6C4=C%10C6=C9C9=C%11C5=C5C8=C3C3=C7C1=C1C2=C4C6=C2C9=C5C3=C12 XMWRBQBLMFGWIX-UHFFFAOYSA-N 0.000 claims description 4
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 4
- 150000001454 anthracenes Chemical class 0.000 claims description 4
- 229910003472 fullerene Inorganic materials 0.000 claims description 4
- 229910052733 gallium Inorganic materials 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical group [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 4
- KYKLWYKWCAYAJY-UHFFFAOYSA-N oxotin;zinc Chemical compound [Zn].[Sn]=O KYKLWYKWCAYAJY-UHFFFAOYSA-N 0.000 claims description 4
- IEQIEDJGQAUEQZ-UHFFFAOYSA-N phthalocyanine Chemical compound N1C(N=C2C3=CC=CC=C3C(N=C3C4=CC=CC=C4C(=N4)N3)=N2)=C(C=CC=C2)C2=C1N=C1C2=CC=CC=C2C4=N1 IEQIEDJGQAUEQZ-UHFFFAOYSA-N 0.000 claims description 4
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 claims description 4
- 239000011787 zinc oxide Substances 0.000 claims description 4
- 125000005582 pentacene group Chemical group 0.000 claims description 3
- ODHXBMXNKOYIBV-UHFFFAOYSA-N triphenylamine Chemical compound C1=CC=CC=C1N(C=1C=CC=CC=1)C1=CC=CC=C1 ODHXBMXNKOYIBV-UHFFFAOYSA-N 0.000 claims description 3
- QGKMIGUHVLGJBR-UHFFFAOYSA-M (4z)-1-(3-methylbutyl)-4-[[1-(3-methylbutyl)quinolin-1-ium-4-yl]methylidene]quinoline;iodide Chemical compound [I-].C12=CC=CC=C2N(CCC(C)C)C=CC1=CC1=CC=[N+](CCC(C)C)C2=CC=CC=C12 QGKMIGUHVLGJBR-UHFFFAOYSA-M 0.000 claims 2
- YJTKZCDBKVTVBY-UHFFFAOYSA-N 1,3-Diphenylbenzene Chemical group C1=CC=CC=C1C1=CC=CC(C=2C=CC=CC=2)=C1 YJTKZCDBKVTVBY-UHFFFAOYSA-N 0.000 claims 1
- 150000001412 amines Chemical class 0.000 claims 1
- 238000000034 method Methods 0.000 description 12
- 238000002360 preparation method Methods 0.000 description 6
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 4
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- ANRHNWWPFJCPAZ-UHFFFAOYSA-M thionine Chemical compound [Cl-].C1=CC(N)=CC2=[S+]C3=CC(N)=CC=C3N=C21 ANRHNWWPFJCPAZ-UHFFFAOYSA-M 0.000 description 2
- 108091006146 Channels Proteins 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- WPBNNNQJVZRUHP-UHFFFAOYSA-L manganese(2+);methyl n-[[2-(methoxycarbonylcarbamothioylamino)phenyl]carbamothioyl]carbamate;n-[2-(sulfidocarbothioylamino)ethyl]carbamodithioate Chemical compound [Mn+2].[S-]C(=S)NCCNC([S-])=S.COC(=O)NC(=S)NC1=CC=CC=C1NC(=S)NC(=O)OC WPBNNNQJVZRUHP-UHFFFAOYSA-L 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- SLIUAWYAILUBJU-UHFFFAOYSA-N pentacene Chemical compound C1=CC=CC2=CC3=CC4=CC5=CC=CC=C5C=C4C=C3C=C21 SLIUAWYAILUBJU-UHFFFAOYSA-N 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8256—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using technologies not covered by one of groups H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252 and H01L21/8254
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/464—Lateral top-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/481—Insulated gate field-effect transistors [IGFETs] characterised by the gate conductors
- H10K10/482—Insulated gate field-effect transistors [IGFETs] characterised by the gate conductors the IGFET comprising multiple separately-addressable gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
- H10K10/486—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions the channel region comprising two or more active layers, e.g. forming pn heterojunctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
- H10K19/10—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00 comprising field-effect transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
- H10K19/20—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00 comprising components having an active region that includes an inorganic semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/60—Forming conductive regions or layers, e.g. electrodes
Definitions
- the present invention relates to a thin film transistor and a method of fabricating the same, and more particularly to a complementary thin film transistor and a method of fabricating the same.
- CMOS Complementary Metal-Oxide-Semiconductor
- NMOS N-type MOSFETs
- PMOS P-channel MOS semiconductors
- CMOS complementary metal oxide semiconductor image sensing devices and other digital logic circuits in a typical process.
- CMOS consists of a P-channel metal oxide semiconductor and N Type channel metal oxide semiconductors are formed together, and CMOS circuits are used as basic circuit structures in integrated circuits.
- the CMOS transmission gate is formed by a P-channel and an N-channel MOSFET in parallel, and can be used as a basic unit circuit of various logic circuits in addition to a switch for transmitting an analog signal.
- PEN glass substrates or plastic substrates
- CTFTTransmission a transmission gate of a complementary thin film transistor
- FIG. 1 is a transmission gate of a complementary thin film transistor (CTFTTransmission).
- CTFTTransmission a circuit diagram of the gate of the complementary thin film transistor, wherein the transfer gate is electrically connected to the pulse trigger signal terminals CP and CN, and the transfer gate of the complementary thin film transistor has a P-type thin film transistor 11 and an N-type thin film transistor 12
- the P-type thin film transistor 11 and the N-type thin film transistor 12 are formed in parallel.
- a P-type thin film transistor and an N-type thin film transistor can be formed by using different types of doping at the channel, but the process flow is complicated and the preparation cost thereof is relatively high.
- an object of the present invention is to provide a complementary thin film transistor which can be used to improve device characteristics by providing an N-type semiconductor layer of a metal oxide material and a P-type semiconductor layer of an organic semiconductor material over the substrate.
- Another object of the present invention is to provide a method of fabricating a complementary thin film transistor using an N-type thin film crystal in which a metal oxide material is formed in an N-type semiconductor layer forming step, and an organic semiconductor in a P-type semiconductor layer forming step.
- the material's P-type thin film crystals reduce process preparation and reduce manufacturing costs.
- an embodiment of the present invention provides a complementary thin film transistor including a substrate, an N-type semiconductor layer, a P-type semiconductor layer, a first passivation layer, and a first electrode metal. a layer and a second electrode metal layer; the N-type semiconductor layer is disposed above the substrate, wherein the N-type semiconductor layer comprises a metal oxide material; and the P-type semiconductor layer is disposed on the N-type semiconductor layer Upper, wherein the P-type semiconductor layer comprises an organic semiconductor material; the first passivation layer is disposed between the N-type semiconductor layer and the P-type semiconductor layer, and at least one contact via is formed; a first electrode metal layer is formed on the N-type semiconductor layer; the second electrode metal layer is formed on the first passivation layer, and the first electrode metal layer and the second electrode metal layer pass through Contact the via electrical connection.
- the complementary thin film transistor further includes a first gate layer and an insulating layer, the first gate layer is formed on the substrate, and the insulating layer is formed on the And a first gate layer and the substrate, wherein the N-type semiconductor layer is formed on the insulating layer.
- the complementary thin film transistor further includes an etch stop layer formed on the N-type semiconductor layer and the insulating layer.
- the first electrode metal layer of the complementary thin film transistor is formed on the insulating layer and the N-type semiconductor layer.
- the complementary thin film transistor further includes a second passivation layer and a second gate layer, the second passivation layer is formed on the second electrode metal layer, On the first passivation layer and the P-type semiconductor layer, the second gate layer is formed on the second passivation layer.
- the metal oxide material of the N-type semiconductor layer is selected from the group consisting of indium gallium zinc oxide, indium zinc oxide, or zinc tin oxide.
- the organic semiconductor material of the P-type semiconductor layer is selected from the group consisting of pentacene, triphenylamine, fullerene, phthalocyanine, anthracene derivative or cyanine.
- an embodiment of the present invention provides a method of fabricating a complementary thin film transistor, the manufacturing method including a first gate layer forming step, an insulating layer forming step, and an N-type semiconductor layer forming a first electrode metal layer forming step, a first passivation layer forming step, a second electrode metal layer forming step, and a P-type semiconductor layer forming step;
- the first gate layer forming step is a first a gate layer formed on the substrate;
- the N-type semiconductor layer forming step is an N-type a semiconductor layer formed on the insulating layer, wherein the N-type semiconductor layer comprises a metal oxide material;
- the first electrode metal layer forming step is to form a first electrode metal layer on the N-type semiconductor layer and On the insulating layer;
- the first passivation layer forming step is to form a first passivation layer on the N-type semiconductor layer, the
- the manufacturing method further includes an etch barrier layer forming step after the step of forming the N-type semiconductor layer, forming an etch barrier layer on the N-type semiconductor layer and the insulating layer On the floor.
- the manufacturing method further includes a second gate layer forming step after the step of forming the P-type semiconductor layer, wherein a second passivation layer is formed on the second electrode metal On the layer, the first passivation layer and the P-type semiconductor layer, a second gate layer is then formed on the second passivation layer.
- an organic thin film transistor as a P-type thin film transistor, that is, a P-type organic semiconductor material preparation base.
- the P-type semiconductor layer and the metal oxide thin film transistor are used as the region structure of the N-type thin film transistor, that is, the oxide material is used to prepare the N-type semiconductor layer, which can reduce the process preparation process and improve the device characteristics.
- 1 is a circuit diagram of a conventional complementary thin film transistor.
- FIG. 2 is a cross-sectional view of a complementary thin film transistor in accordance with a first preferred embodiment of the present invention.
- Figure 3 is a cross-sectional view of a complementary thin film transistor in accordance with a second preferred embodiment of the present invention.
- FIG. 4 is a flow chart showing a method of fabricating a complementary thin film transistor according to a first preferred embodiment of the present invention.
- Figure 5 is a flow chart showing a method of fabricating a complementary thin film transistor according to a second preferred embodiment of the present invention.
- a complementary thin film transistor 100 according to a first preferred embodiment of the present invention, wherein the complementary thin film transistor circuit structure 100 comprises a substrate 2, an N-type semiconductor layer 31, and a P-type semiconductor. a layer 32, a first gate layer 41, an insulating layer 5, a first electrode metal layer 9, a second electrode metal layer 6, a first passivation layer 71, a first passivation layer 72, and a first Two gate layers 42.
- DETAILED DESCRIPTION OF THE INVENTION The detailed construction, assembly relationship, and operation principle of the above-described respective components of the respective embodiments will be described in detail below.
- the N-type semiconductor layer 31 is disposed above the substrate 2, wherein the N-type semiconductor layer 31 comprises a metal oxide material.
- the metal oxide material of the N-type semiconductor layer 31 is selected from the group consisting of indium gallium zinc oxide, indium zinc oxide, or zinc tin oxide.
- the P-type semiconductor layer 32 is disposed over the N-type semiconductor layer 31, wherein the P-type semiconductor layer 32 comprises an organic semiconductor material.
- the organic semiconductor material of the P-type semiconductor layer 32 is selected from the group consisting of pentacene, triphenylamine, fullerene, phthalocyanine, anthracene derivative or cyanine.
- the first gate layer 41 is formed on the substrate 2 and under the N-type semiconductor layer 31.
- the first gate layer 41 is a metal material such as aluminum, manganese, copper or titanium and alloys thereof.
- the insulating layer 5 is formed on the first gate layer 41 and the substrate 2, wherein the N-type semiconductor layer 31 is formed on the insulating layer 5.
- the insulating layer 5 is used to insulate the first gate layer 41.
- the first passivation layer 71 is disposed between the N-type semiconductor layer 31 and the P-type semiconductor layer 32, and the first passivation layer 71 is formed with at least one contact.
- Hole 70 shown in Figure 2 has 2).
- the first passivation layer 71 is formed on the N-type semiconductor layer 31, and the first electrode metal layer 9 is formed on the insulating layer 5 and the N-type semiconductor layer 31.
- the second electrode metal layer 6 is formed on the first passivation layer 71, and the first electrode metal layer 9 and the second electrode metal layer 6 are electrically connected through the contact vias 70.
- the second passivation layer 72 is formed on the second electrode metal layer 6, the first passivation layer 71, and the P-type semiconductor layer 32 for insulating the first Two gate layers 42.
- the second gate layer 42 is formed on the second passivation layer 72, and the second gate layer 42 is substantially opposite to the P-type semiconductor layer 32, the N-type semiconductor layer 31, and The first gate layer 41.
- an organic thin film transistor (Organic) can be used.
- TFT as a region structure of a P-type thin film transistor, that is, a P-type semiconductor layer 32 is prepared using a P-type organic semiconductor material
- a metal oxide thin film transistor (Oxide) TFT) as a region structure of an N-type thin film transistor, that is, using the oxide material to prepare the N-type semiconductor layer 31 can reduce a process preparation process, and is used to improve device characteristics, such as increasing an on-state current (Ion) and reducing Off-state current (Ioff) and improved Vth offset, etc., without adding additional cost.
- a complementary thin film transistor 100' is similar to the first embodiment of the present invention and substantially uses the same component name and figure number, wherein the complementary thin film transistor
- the circuit structure 100' includes a substrate 2, an N-type semiconductor layer 31, a P-type semiconductor layer 32, a first gate layer 41, an insulating layer 5, a first electrode metal layer 9, and a second electrode metal layer. 6.
- the second preferred embodiment of the present invention is characterized in that the complementary thin film transistor 100 ′ further includes an etch stop layer 8 , and the etch stop layer 8 is formed on the N-type semiconductor layer 31 and the insulating layer.
- the first electrode metal layer 9 is formed on the insulating layer 5 and the N-type semiconductor layer 31
- the second electrode metal layer 6 is formed on the first passivation layer 72, and the first electrode metal layer 9 and the second electrode metal layer 6 are electrically connected through the contact via.
- the etching stopper layer 8 is formed on the N-type semiconductor layer 31 and the insulating layer 5, and the effect of protecting the N-type semiconductor layer 31 as an N-type channel can be achieved.
- FIG. 4 and FIG. 2 it is a flowchart of a method for fabricating a complementary thin film transistor according to a first preferred embodiment of the present invention, wherein the method for fabricating the complementary thin film transistor includes a first gate a layer forming step S201, an insulating layer forming step S202, an N-type semiconductor layer forming step S203, a first electrode metal layer forming step S204, a first passivation layer forming step S205, and a second electrode metal layer forming step S209.
- a P-type semiconductor layer forming step S206 and a second gate layer forming step S207 A P-type semiconductor layer forming step S206 and a second gate layer forming step S207.
- the first gate layer forming step S201 is on a substrate 2, and a first gate layer 41 is formed on the substrate 2.
- the insulating layer forming step S202 is performed by forming an insulating layer 5 on the first gate layer 41 and the substrate 2.
- the N-type semiconductor layer forming step S203 is to form an N-type semiconductor layer 31 on the insulating layer 5, wherein the N-type semiconductor layer 31 comprises a metal oxide material.
- the first electrode metal layer forming step S204 is performed by forming a first electrode metal layer 9 on the N-type semiconductor layer 31 and the insulating layer 5.
- the first passivation layer forming step S205 is to form a first passivation layer 71 on the N-type semiconductor layer 31, the first electrode metal layer 9 and the The insulating layer 5 is formed with at least one contact via 70.
- the second electrode metal layer forming step S209 is to form a second electrode metal layer 6 on the first passivation layer 71, and the first electrode metal layer 9 and the second electrode metal layer 6 are electrically connected through the contact via 70.
- the P-type semiconductor layer forming step S206 is to form a P-type semiconductor layer 32 on the first passivation layer 71 and the second electrode metal layer 6, wherein The P-type semiconductor layer 32 comprises an organic semiconductor material.
- the second gate layer forming step S207 is to form a second passivation layer 72 on the second electrode metal layer 6, the first passivation layer 71, and On the P-type semiconductor layer 32, a second gate layer 42 is then formed on the second passivation layer 72.
- an organic thin film transistor (Organic) can be used.
- TFT as a region structure of a P-type thin film transistor, that is, a P-type semiconductor layer 32 is prepared using a P-type organic semiconductor material
- a metal oxide thin film transistor (Oxide) TFT) as a region structure of an N-type thin film transistor, that is, using the oxide material to prepare the N-type semiconductor layer 31 can reduce a process preparation process, and is used to improve device characteristics, such as increasing an on-state current (Ion) and reducing Off-state current (Ioff) and improved Vth offset, etc., without adding additional cost.
- FIG. 5 and FIG. 3 it is a flowchart of a method for fabricating a complementary thin film transistor according to a second preferred embodiment of the present invention, wherein the method for fabricating the complementary thin film transistor includes a first gate a layer forming step S201, an insulating layer forming step S202, an N-type semiconductor layer forming step S203, an etch stop layer forming step S208, a first electrode metal layer forming step S204, a first passivation layer forming step S205, and a first passivation layer forming step S205.
- the second electrode metal layer forming step S209, a P-type semiconductor layer forming step S206, and a second gate layer forming step S207 The second electrode metal layer forming step S209, a P-type semiconductor layer forming step S206, and a second gate layer forming step S207.
- the first gate layer forming step S201 is performed on a substrate 2, and a first gate layer 41 is formed on the substrate 2.
- the insulating layer forming step S202 is performed by forming an insulating layer 5 on the first gate layer 41 and the substrate 2.
- the N-type semiconductor layer forming step S203 is formed by forming an N-type semiconductor layer 31 on the insulating layer 5, wherein the N-type semiconductor layer 31 comprises a metal oxide material.
- the etch barrier layer forming step S207 is performed by forming an etch barrier layer 8 on the N-type semiconductor layer 31 and the insulating layer 5.
- the first electrode metal layer forming step S204 is to form a first electrode metal layer 9 on the etch barrier layer 8, the N-type semiconductor layer 31, and the On the insulating layer 5.
- the first passivation layer forming step S205 is to form a first passivation layer 71 on the N-type semiconductor layer 31, the first electrode metal layer 9 and the The insulating layer 5 is formed with at least one contact via 70.
- the second electrode metal layer forming step S209 is to form a second electrode metal layer 6 on the first passivation layer 71, and the first electrode metal layer 9 and the second electrode metal layer 6 are electrically connected through the contact via 70.
- the P-type semiconductor layer forming step S206 is to form a P-type semiconductor layer 32 on the first passivation layer 71 and the second electrode metal layer 6, wherein The P-type semiconductor layer 32 comprises an organic semiconductor material.
- the second gate layer forming step S207 is to form a second passivation layer 72 on the second electrode metal layer 6, the first passivation layer 71, and On the P-type semiconductor layer 32, a second gate layer 42 is then formed on the second passivation layer 72.
- the etch stop layer 8 is formed on the N-type semiconductor layer 31 and the insulating layer 5, and the effect of protecting the N-type semiconductor layer 31 as an N-type channel can be achieved.
Abstract
一种互补型薄膜晶体管及其制造方法,互补型薄膜晶体管(100)包含一基板(2)、一N型半导体层(31)、一P型半导体层(32)、一第一钝化层(71)、一第一电极金属层(9)及一第二电极金属层(6),N型半导体层(31)设置在基板(2)上方,N型半导体层(31)包含一金属氧化物材料;P型半导体层(32)设置在N型半导体层(31)上方,P型半导体层(32)包含一有机半导体材料;第一钝化层(71)设置在N型半导体层(31)及P型半导体层(32)之间,且形成有至少一接触过孔(70);第一电极金属层(9)及第二电极金属层(6)通过接触过孔(70)电性连接。
Description
本发明是有关于一种薄膜晶体管及其制造方法,特别是有关于一种互补型薄膜晶体管及其制造方法。
互补式金属氧化物半导体(Complementary Metal-Oxide-Semiconductor,
CMOS)是一种集成电路的设计制程,可以在硅质晶圆模板上制出N 型沟道金属氧化物半导体(n-type MOSFET, NMOS)和P型沟道金属氧化物半导体
(p-type MOSFET,
PMOS)的基本组件,由于NMOS与PMOS在物理特性上为互补性,因此被称为CMOS。CMOS在一般的制程上,可用来制作静态随机存储器、微控制器、微处理器、以及互补式金属氧化物半导体图像传感装置与其他数位逻辑电路系统。也就是说,CMOS由P型沟道金属氧化物半导体和N
型沟道金属氧化物半导体共同构成,而CMOS电路是作为集成电路中的基本电路结构。其中CMOS传输门由一个P型沟道和一个N型沟道MOSFET并联而成,除了作为传输模拟信号的开关之外,也可作为各种逻辑电路的基本单元电路。
目前显示面板中的基板大部分为玻璃基板或塑料基板(PEN)等,如图1所示,为一种互补型薄膜晶体管的传输门(CTFTTransmission
Gate)的电路图,所述互补型薄膜晶体管的传输门电性连接脉冲触发信号端CP、CN,且所述互补型薄膜晶体管的传输门具有一P型薄膜晶体管11,及一N型薄膜晶体管12,其中所述P型薄膜晶体管11及所述N型薄膜晶体管12形成并联。
然而,在低温多晶硅(Low Temperature Poly-silicon,
LTPS)的技术中,通过在沟道处使用不同类型的掺杂可以形成P型薄膜晶体管和N型薄膜晶体管,但其工艺流程较为复杂,而且其制备成本也比较高。
有鉴于此,本发明的目的在于提供一种互补型薄膜晶体管,通过在所述基板上方设置金属氧化物材料的N型半导体层及有机半导体材料的P型半导体层,能够用以改善器件特性。
本发明的另一目的在于提供一种互补型薄膜晶体管的制造方法,利用在N型半导体层形成步骤中形成金属氧化物材料的N型薄膜晶体,及在P型半导体层形成步骤中形成有机半导体材料的P型薄膜晶体,可减少工艺制备流程并降低制造成本。
为达成本发明的前述目的,本发明一实施例提供一种互补型薄膜晶体管,其包含一基板、一N型半导体层、一P型半导体层、一第一钝化层、一第一电极金属层及一第二电极金属层;所述N型半导体层设置在所述基板上方,其中所述N型半导体层包含一金属氧化物材料;所述P型半导体层设置在所述N型半导体层上方,其中所述P型半导体层包含一有机半导体材料;所述第一钝化层设置在所述N型半导体层及所述P型半导体层之间,且形成有至少一接触过孔;所述第一电极金属层形成在所述N型半导体层上;所述第二电极金属层形成在所述第一钝化层上,所述第一电极金属层及第二电极金属层通过所述接触过孔电性连接。
在本发明的一实施例中,所述互补型薄膜晶体管还包含一第一栅极层及一绝缘层,所述第一栅极层形成在所述基板上,所述绝缘层形成在所述第一栅极层及所述基板上,其中所述N型半导体层形成在所述绝缘层上。
在本发明的一实施例中,所述互补型薄膜晶体管还包含一刻蚀阻挡层,形成在所述N型半导体层及所述绝缘层上。
在本发明的一实施例中,所述互补型薄膜晶体管的第一电极金属层形成在所述绝缘层及所述N型半导体层上。
在本发明的一实施例中,所述互补型薄膜晶体管还包含一第二钝化层及一第二栅极层,所述第二钝化层形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上,所述第二栅极层形成在所述第二钝化层上。
在本发明的一实施例中,所述N型半导体层的金属氧化物材料选自于铟镓锌氧化物、铟锌氧化物或锌锡氧化物。
在本发明的一实施例中,所述P型半导体层的有机半导体材料选自于并五苯、三苯基胺、富勒烯、酞菁、茈衍生物或花菁。
为达成本发明的前述目的,本发明一实施例提供一种互补型薄膜晶体管的制造方法,所述制造方法包含一第一栅极层形成步骤、一绝缘层形成步骤、一N型半导体层形成步骤、一第一电极金属层形成步骤、一第一钝化层形成步骤、一第二电极金属层形成步骤及一P型半导体层形成步骤;所述第一栅极层形成步骤是将一第一栅极层形成在所述基板上;所述绝缘层形成步骤是将一绝缘层形成在所述第一栅极层及所述基板上;所述N型半导体层形成步骤是将一N型半导体层形成在绝缘层上,其中所述N型半导体层包含一金属氧化物材料;所述第一电极金属层形成步骤是将一第一电极金属层形成在所述N型半导体层及所述绝缘层上;所述第一钝化层形成步骤是将一第一钝化层形成在所述N型半导体层、所述第一电极金属层及所述绝缘层上,并形成有至少一接触过孔;所述第二电极金属层形成步骤是将一第二电极金属层形成在所述第一钝化层上,且所述第一电极金属层及第二电极金属层通过所述接触过孔电性连接;所述P型半导体层形成步骤是将一P型半导体层形成在所述第一钝化层及所述第二电极金属层上,其中所述P型半导体层包含一有机半导体材料。
在本发明的一实施例中,所述制造方法在所述N型半导体层形成步骤之后还包含一刻蚀阻挡层形成步骤,是将一刻蚀阻挡层形成在所述N型半导体层及所述绝缘层上。
在本发明的一实施例中,所述制造方法在所述P型半导体层形成步骤之后还包含一第二栅极层形成步骤,是将一第二钝化层形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上,接着将一第二栅极层形成在所述第二钝化层上。
如上所述,通过在所述基板上方设置所述N型半导体层及所述P型半导体层,而能够以有机薄膜晶体管作为P型薄膜晶体管的区域结构,也就是使用P型有机半导体材料制备所述P型半导体层,又以金属氧化物薄膜晶体管作为N型薄膜晶体管的区域结构,也就是使用氧化物材料制备所述N型半导体层,可减少工艺制备流程,并用来改善器件特性。
图1是一现有的互补型薄膜晶体管的电路图。
图2是根据本发明一第一优选实施例的互补型薄膜晶体管的一剖视图。
图3是根据本发明一第二优选实施例的互补型薄膜晶体管的一剖视图。
图4是本发明所述第一优选实施例的互补型薄膜晶体管的制造方法的一流程图。
图5是本发明所述第二优选实施例的互补型薄膜晶体管的制造方法的一流程图。
以下各实施例的说明是参考附加的图式,用以例示本发明可用以实施的特定实施例。再者,本发明所提到的方向用语,例如上、下、顶、底、前、后、左、右、内、外、侧面、周围、中央、水平、横向、垂直、纵向、轴向、径向、最上层或最下层等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本发明,而非用以限制本发明。
请参照图2所示,是根据本发明一第一优选实施例的互补型薄膜晶体管100,其中所述互补型薄膜晶体管电路结构100包含一基板2、一N型半导体层31、一P型半导体层32、一第一栅极层41、一绝缘层5、一第一电极金属层9、一第二电极金属层6、一第一钝化层71、一第一钝化层72以及一第二栅极层42。本发明将于下文详细说明各实施例上述各组件的细部构造、组装关系及其运作原理。
续参照图2所示,所述N型半导体层31设置在所述基板2上方,其中所述N型半导体层31包含一金属氧化物材料。在本实施例中,所述N型半导体层31的金属氧化物材料是选自于铟镓锌氧化物、铟锌氧化物或锌锡氧化物。
续参照图2所示,所述P型半导体层32设置在所述N型半导体层31上方,其中所述P型半导体层32包含一有机半导体材料。在本实施例中,所述P型半导体层32的有机半导体材料是选自于并五苯、三苯基胺、富勒烯、酞菁、茈衍生物或花菁。
续参照图2所示,所述第一栅极层41形成在所述基板2上,且位于所述N型半导体层31下方。在本实施例中,所述第一栅极层41为金属材料,例如铝、锰、铜或钛以及其合金。
续参照图2所示,所述绝缘层5形成在所述第一栅极层41及所述基板2上,其中所述N型半导体层31是形成在所述绝缘层5上。在本实施例中,所述绝缘层5用以绝缘所述第一栅极层41。
续参照图2所示,所述第一钝化层71设置在所述N型半导体层31以及所述P型半导体层32之间,且所述第一钝化层71形成有至少一接触过孔70(图2显示有2个)。
续参照图2所示,所述第一钝化层71形成在所述N型半导体层31上,所述第一电极金属层9形成在所述绝缘层5及所述N型半导体层31上,所述第二电极金属层6形成在所述第一钝化层71上,且所述第一电极金属层9及第二电极金属层6通过所述接触过孔70电性连接。
续参照图2所示,所述第二钝化层72形成在所述第二电极金属层6、所述第一钝化层71及所述P型半导体层32上,用以绝缘所述第二栅极层42。另外,所述第二栅极层42形成在所述第二钝化层72上,且所述第二栅极层42大致对位于所述P型半导体层32、所述N型半导体层31及第一栅极层41。
利用上述的设计,通过在所述基板2上方设置所述N型半导体层31及所述P型半导体层32,而能够以有机薄膜晶体管(Organic
TFT)作为P型薄膜晶体管的区域结构,也就是使用P型有机半导体材料制备所述P型半导体层32,又以金属氧化物薄膜晶体管(Oxide
TFT)作为N型薄膜晶体管的区域结构,也就是使用氧化物材料制备所述N型半导体层31,可减少工艺制备流程,并用来改善器件特性,例如增大开态电流(Ion),减小关态电流(Ioff)及改善Vth偏移等,而不用增加额外的成本。
请参照图3所示,是根据本发明一第二优选实施例的互补型薄膜晶体管100’,相似于本发明第一实施例并大致沿用相同组件名称及图号,其中所述互补型薄膜晶体管电路结构100’包含一基板2、一N型半导体层31、一P型半导体层32、一第一栅极层41、一绝缘层5、一第一电极金属层9、一第二电极金属层6、一第一钝化层71、一第一钝化层72及一第二栅极层42。但本发明第二优选实施例的差异特征在于:所述互补型薄膜晶体管100’还包含一刻蚀阻挡层8,所述刻蚀阻挡层8形成在所述N型半导体层31及所述绝缘层5上,以保护作为N型沟道的N型半导体层31,且所述第一电极金属层9形成在所述绝缘层5及所述N型半导体层31上,所述第二电极金属层6形成在所述第一钝化层72上,所述第一电极金属层9及第二电极金属层6通过所述接触过孔电性连接。
如上所述,利用上述的设计,所述刻蚀阻挡层8形成在所述N型半导体层31及所述绝缘层5上,能够达到保护作为N型沟道的N型半导体层31的效果。
请参照图4并配合图2所示,是依照本发明所述第一优选实施例的互补型薄膜晶体管的制造方法的流程图,其中所述互补型薄膜晶体管的制造方法包含一第一栅极层形成步骤S201、一绝缘层形成步骤S202、一N型半导体层形成步骤S203、一第一电极金属层形成步骤S204、一第一钝化层形成步骤S205、一第二电极金属层形成步骤S209、一P型半导体层形成步骤S206及一第二栅极层形成步骤S207。
续参照图4并配合图2所示,所述第一栅极层形成步骤S201是在一基板2上,并将一第一栅极层41形成在所述基板2上。
续参照图4并配合图2所示,所述绝缘层形成步骤S202是将一绝缘层5形成在所述第一栅极层41及所述基板2上。
续参照图4并配合图2所示,所述N型半导体层形成步骤S203是将一N型半导体层31形成在绝缘层5上,其中所述N型半导体层31包含一金属氧化物材料。
续参照图4并配合图2所示,所述第一电极金属层形成步骤S204是将一第一电极金属层9形成在所述N型半导体层31及所述绝缘层5上。
续参照图4并配合图2所示,所述第一钝化层形成步骤S205是将一第一钝化层71形成在所述N型半导体层31、所述第一电极金属层9及所述绝缘层5上,并形成有至少一接触过孔70。
续参照图4并配合图2所示,所述第二电极金属层形成步骤S209是将一第二电极金属层6形成在所述第一钝化层71上,且所述第一电极金属层9及第二电极金属层6通过所述接触过孔70电性连接。
续参照图4并配合图2所示,所述P型半导体层形成步骤S206是将一P型半导体层32形成在所述第一钝化层71及所述第二电极金属层6上,其中所述P型半导体层32包含一有机半导体材料。
续参照图4并配合图2所示,所述第二栅极层形成步骤S207是将一第二钝化层72形成在所述第二电极金属层6、所述第一钝化层71及所述P型半导体层32上,接着将一第二栅极层42形成在所述第二钝化层72上。
利用上述的设计,通过在所述基板2上方设置所述N型半导体层31及所述P型半导体层32,而能够以有机薄膜晶体管(Organic
TFT)作为P型薄膜晶体管的区域结构,也就是使用P型有机半导体材料制备所述P型半导体层32,又以金属氧化物薄膜晶体管(Oxide
TFT)作为N型薄膜晶体管的区域结构,也就是使用氧化物材料制备所述N型半导体层31,可减少工艺制备流程,并用来改善器件特性,例如增大开态电流(Ion),减小关态电流(Ioff)及改善Vth偏移等,而不用增加额外的成本。
请参照图5并配合图3所示,是依照本发明所述第二优选实施例的互补型薄膜晶体管的制造方法的流程图,其中所述互补型薄膜晶体管的制造方法包含一第一栅极层形成步骤S201、一绝缘层形成步骤S202、一N型半导体层形成步骤S203、一刻蚀阻挡层形成步骤S208、一第一电极金属层形成步骤S204、一第一钝化层形成步骤S205、一第二电极金属层形成步骤S209、一P型半导体层形成步骤S206及一第二栅极层形成步骤S207。
续参照图5并配合图3所示,所述第一栅极层形成步骤S201是在一基板2上,并将一第一栅极层41形成在所述基板2上。
续参照图5并配合图2所示,所述绝缘层形成步骤S202是将一绝缘层5形成在所述第一栅极层41及所述基板2上。
续参照图5并配合图3所示,所述N型半导体层形成步骤S203是将一N型半导体层31形成在绝缘层5上,其中所述N型半导体层31包含一金属氧化物材料。
续参照图5并配合图3所示,所述刻蚀阻挡层形成步骤S207是将一刻蚀阻挡层8形成在所述N型半导体层31及所述绝缘层5上。
续参照图5并配合图3所示,所述第一电极金属层形成步骤S204是将一第一电极金属层9形成在所述刻蚀阻挡层8、所述N型半导体层31及所述绝缘层5上。
续参照图5并配合图3所示,所述第一钝化层形成步骤S205是将一第一钝化层71形成在所述N型半导体层31、所述第一电极金属层9及所述绝缘层5上,并形成有至少一接触过孔70。
续参照图5并配合图3所示,所述第二电极金属层形成步骤S209是将一第二电极金属层6形成在所述第一钝化层71上,且所述第一电极金属层9及第二电极金属层6通过所述接触过孔70电性连接。
续参照图5并配合图3所示,所述P型半导体层形成步骤S206是将一P型半导体层32形成在所述第一钝化层71及所述第二电极金属层6上,其中所述P型半导体层32包含一有机半导体材料。
续参照图5并配合图3所示,所述第二栅极层形成步骤S207是将一第二钝化层72形成在所述第二电极金属层6、所述第一钝化层71及所述P型半导体层32上,接着将一第二栅极层42形成在所述第二钝化层72上。
利用上述的设计,所述刻蚀阻挡层8形成在所述N型半导体层31及所述绝缘层5上,能够达到保护作为N型沟道的N型半导体层31的效果。
本发明已由上述相关实施例加以描述,然而上述实施例仅为实施本发明的范例。必需指出的是,已公开的实施例并未限制本发明的范围。相反地,包含于权利要求书的精神及范围的修改及均等设置均包括于本发明的范围内。
Claims (19)
- 一种互补型薄膜晶体管,其中:所述互补型薄膜晶体管包含:一基板;一N型半导体层,设置在所述基板上方,其中所述N型半导体层包含一金属氧化物材料,且所述N型半导体层的金属氧化物材料选自于铟镓锌氧化物、铟锌氧化物或锌锡氧化物;一P型半导体层,设置在所述N型半导体层上方,其中所述P型半导体层包含一有机半导体材料,且所述P型半导体层的有机半导体材料选自于并五苯、三苯基胺、富勒烯、酞菁、茈衍生物或花菁;一第一钝化层,设置在所述N型半导体层及所述P型半导体层之间,且形成有至少一接触过孔;一第一电极金属层,形成在所述N型半导体层上;及一第二电极金属层,形成在所述第一钝化层上,所述第一电极金属层及第二电极金属层通过所述接触过孔电性连接。
- 如权利要求1所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含:一第一栅极层,形成在所述基板上;及一绝缘层,形成在所述第一栅极层及所述基板上,其中所述N型半导体层形成在所述绝缘层上。
- 如权利要求2所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管的第一电极金属层,形成在所述绝缘层及所述N型半导体层上。
- 如权利要求2所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含:一第二钝化层,形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上;及一第二栅极层,形成在所述第二钝化层上。
- 如权利要求2所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含一刻蚀阻挡层,形成在所述N型半导体层及所述绝缘层上。
- 如权利要求5所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管的第一电极金属层,形成在所述绝缘层及所述N型半导体层上。
- 如权利要求5所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含:一第二钝化层,形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上;及一第二栅极层,形成在所述第二钝化层上。
- 一种互补型薄膜晶体管,其中:所述互补型薄膜晶体管包含:一基板;一N型半导体层,设置在所述基板上方,其中所述N型半导体层包含一金属氧化物材料;一P型半导体层,设置在所述N型半导体层上方,其中所述P型半导体层包含一有机半导体材料;一第一钝化层,设置在所述N型半导体层及所述P型半导体层之间,且形成有至少一接触过孔;一第一电极金属层,形成在所述N型半导体层上;及一第二电极金属层,形成在所述第一钝化层上,所述第一电极金属层及第二电极金属层通过所述接触过孔电性连接。
- 如权利要求8所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含:一第一栅极层,形成在所述基板上;及一绝缘层,形成在所述第一栅极层及所述基板上,其中所述N型半导体层形成在所述绝缘层上。
- 如权利要求9所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管的第一电极金属层,形成在所述绝缘层及所述N型半导体层上。
- 如权利要求9所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含:一第二钝化层,形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上;及一第二栅极层,形成在所述第二钝化层上。
- 如权利要求9所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含一刻蚀阻挡层,形成在所述N型半导体层及所述绝缘层上。
- 如权利要求12所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管的第一电极金属层,形成在所述绝缘层及所述N型半导体层上。
- 如权利要求12所述的互补型薄膜晶体管,其中:所述互补型薄膜晶体管还包含:一第二钝化层,形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上;及一第二栅极层,形成在所述第二钝化层上。
- 如权利要求8所述的互补型薄膜晶体管,其中:所述N型半导体层的金属氧化物材料选自于铟镓锌氧化物、铟锌氧化物或锌锡氧化物。
- 如权利要求8所述的互补型薄膜晶体管,其中:所述P型半导体层的有机半导体材料选自于并五苯、三苯基胺、富勒烯、酞菁、茈衍生物或花菁。
- 一种互补型薄膜晶体管的制造方法,其中:所述制造方法包含步骤:一第一栅极层形成步骤,将一第一栅极层形成在所述基板上;一绝缘层形成步骤,将一绝缘层形成在所述第一栅极层及所述基板上;一N型半导体层形成步骤,将一N型半导体层形成在绝缘层上,其中所述N型半导体层包含一金属氧化物材料;一第一电极金属层形成步骤,将一第一电极金属层形成在所述N型半导体层及所述绝缘层上;一第一钝化层形成步骤,将一第一钝化层形成在所述N型半导体层、所述第一电极金属层及所述绝缘层上,并形成有至少一接触过孔;一第二电极金属层形成步骤,将一第二电极金属层形成在所述第一钝化层上,且所述第一电极金属层及第二电极金属层通过所述接触过孔电性连接;及一P型半导体层形成步骤,将一P型半导体层形成在所述第一钝化层及所述第二电极金属层上,其中所述P型半导体层包含一有机半导体材料。
- 如权利要求17所述的制造方法,其中:所述制造方法在所述N型半导体层形成步骤之后还包含:一刻蚀阻挡层形成步骤,将一刻蚀阻挡层形成在所述N型半导体层及所述绝缘层上。
- 如权利要求17所述的制造方法,其中:所述制造方法在所述P型半导体层形成步骤之后还包含:一第二栅极层形成步骤,将一第二钝化层形成在所述第二电极金属层、所述第一钝化层及所述P型半导体层上,接着将一第二栅极层形成在所述第二钝化层上。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/034,355 US9966415B2 (en) | 2016-02-29 | 2016-04-08 | Complementary thin film transistor and manufacturing method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610113713.8 | 2016-02-29 | ||
CN201610113713.8A CN105742309B (zh) | 2016-02-29 | 2016-02-29 | 互补型薄膜晶体管及其制造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017147969A1 true WO2017147969A1 (zh) | 2017-09-08 |
Family
ID=56248882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/078751 WO2017147969A1 (zh) | 2016-02-29 | 2016-04-08 | 互补型薄膜晶体管及其制造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9966415B2 (zh) |
CN (1) | CN105742309B (zh) |
WO (1) | WO2017147969A1 (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106252362B (zh) * | 2016-08-31 | 2019-07-12 | 深圳市华星光电技术有限公司 | 一种阵列基板及其制备方法 |
CN106992148B (zh) * | 2017-04-05 | 2019-02-19 | 武汉华星光电技术有限公司 | 互补型tft器件的制作方法及oled显示面板的制作方法 |
CN206774547U (zh) * | 2017-05-11 | 2017-12-19 | 合肥鑫晟光电科技有限公司 | 薄膜晶体管结构、电路结构、显示基板及显示装置 |
US10096656B1 (en) | 2017-05-16 | 2018-10-09 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Manufacturing method for complementary TFT device and manufacturing method for OLED display panel |
CN109148375A (zh) * | 2018-08-20 | 2019-01-04 | 深圳市华星光电技术有限公司 | 薄膜晶体管器件制造方法及薄膜晶体管器件 |
CN114725205A (zh) * | 2022-06-07 | 2022-07-08 | 惠科股份有限公司 | 阵列基板及显示面板 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101162729A (zh) * | 2006-10-03 | 2008-04-16 | 株式会社日立制作所 | 利用了单分子膜的有机晶体管 |
US20080090344A1 (en) * | 2001-11-16 | 2008-04-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN103268918A (zh) * | 2012-06-29 | 2013-08-28 | 上海天马微电子有限公司 | 双极性薄膜晶体管及其制造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20080078409A (ko) * | 2007-02-23 | 2008-08-27 | 삼성에스디아이 주식회사 | 평판 디스플레이 장치 및 그 제조 방법 |
KR101680768B1 (ko) * | 2010-12-10 | 2016-11-29 | 삼성전자주식회사 | 트랜지스터 및 이를 포함하는 전자장치 |
-
2016
- 2016-02-29 CN CN201610113713.8A patent/CN105742309B/zh active Active
- 2016-04-08 US US15/034,355 patent/US9966415B2/en active Active
- 2016-04-08 WO PCT/CN2016/078751 patent/WO2017147969A1/zh active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080090344A1 (en) * | 2001-11-16 | 2008-04-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
CN101162729A (zh) * | 2006-10-03 | 2008-04-16 | 株式会社日立制作所 | 利用了单分子膜的有机晶体管 |
CN103268918A (zh) * | 2012-06-29 | 2013-08-28 | 上海天马微电子有限公司 | 双极性薄膜晶体管及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20180097035A1 (en) | 2018-04-05 |
CN105742309A (zh) | 2016-07-06 |
CN105742309B (zh) | 2019-05-03 |
US9966415B2 (en) | 2018-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017147969A1 (zh) | 互补型薄膜晶体管及其制造方法 | |
WO2017147968A1 (zh) | 互补型薄膜晶体管及其制造方法 | |
WO2017147970A1 (zh) | 互补型薄膜晶体管及其制造方法 | |
JP6562973B2 (ja) | 測定装置 | |
US10923686B2 (en) | Heat dissipating structure of a flexible display | |
TWI476931B (zh) | 薄膜電晶體與具有此薄膜電晶體的畫素結構 | |
WO2017219432A1 (zh) | 一种薄膜晶体管阵列基板及液晶面板 | |
CN103779355B (zh) | 薄膜晶体管基板及包含此的有机发光显示装置 | |
CN103872259B (zh) | 双栅型薄膜晶体管和包括其的有机发光二极管显示器 | |
WO2019178004A3 (en) | Backside charge control for fet integrated circuits | |
US9443875B2 (en) | Manufacturing method for an array substrate that can avoid electrical leakage of thin film transistors | |
WO2018040379A1 (zh) | 一种有机发光显示装置及其制造方法 | |
Nag et al. | Characteristics improvement of top‐gate self‐aligned amorphous indium gallium zinc oxide thin‐film transistors using a dual‐gate control | |
WO2018120309A1 (zh) | Oled显示装置的阵列基板及其制作方法 | |
WO2014071634A1 (zh) | 一种自对准金属氧化物薄膜晶体管器件及制造方法 | |
US11374027B2 (en) | Manufacturing method of thin film transistor substrate and thin film transistor substrate | |
WO2016078112A1 (zh) | 薄膜晶体管基板的制作方法及制造设备 | |
US20210373689A1 (en) | Array substrate, method for fabricating the same, and display device | |
WO2017177493A1 (zh) | 薄膜晶体管阵列面板及其制作方法 | |
CN108598096A (zh) | Tft阵列基板及其制作方法 | |
US10510898B2 (en) | Thin film transistor and manufacturing method therefor | |
WO2018176589A1 (zh) | 一种tft背板的制作方法及tft背板 | |
Xiong et al. | Electrostatic Damage Influenced by Bottom Gate-Like Effects in Flexible Organic Light-Emitting Diodes | |
CN105489761A (zh) | 基于筛状电极的垂直有机场效应晶体管 | |
Nag et al. | Impact of source/drain contacts formation of self‐aligned amorphous‐IGZO TFTs on their negative‐bias‐illumination‐stress stabilities |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 15034355 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16892160 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16892160 Country of ref document: EP Kind code of ref document: A1 |