WO2017117961A1 - 显示面板及其制备方法、显示装置 - Google Patents
显示面板及其制备方法、显示装置 Download PDFInfo
- Publication number
- WO2017117961A1 WO2017117961A1 PCT/CN2016/089862 CN2016089862W WO2017117961A1 WO 2017117961 A1 WO2017117961 A1 WO 2017117961A1 CN 2016089862 W CN2016089862 W CN 2016089862W WO 2017117961 A1 WO2017117961 A1 WO 2017117961A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- substrate
- alignment mark
- display panel
- layer
- panel according
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1339—Gaskets; Spacers; Sealing of cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133354—Arrangements for aligning or assembling substrates
Definitions
- Embodiments of the present invention relate to a display panel, a method of fabricating the same, and a display device.
- the core device of the thin film transistor liquid crystal display is a display panel.
- the liquid crystal display panel mainly comprises a color film (CF) substrate, an Array substrate, and a liquid crystal layer filled between the color film substrate and the array substrate.
- CF color film
- Array substrate an array substrate
- liquid crystal layer filled between the color film substrate and the array substrate.
- the structural layout inside the display panel is more and more compact, which puts higher requirements on the alignment accuracy of the color film substrate and the array substrate.
- the coating position of the sealant is too close to the liquid crystal, so that the sealant is easy to contact with the liquid crystal and contaminate the liquid crystal, thereby affecting the quality of the product.
- At least one embodiment of the present invention provides a display panel, a method of fabricating the same, and a display device.
- the display panel can solve the problem of low coating precision of the current sealant.
- At least one embodiment of the present invention provides a display panel including a first substrate and a second substrate disposed opposite to each other; a liquid crystal layer filled between the first substrate and the second substrate; a periphery of the first substrate and the second substrate for bonding the first substrate and the second substrate; a first alignment mark disposed on the first substrate and disposed on the first substrate a second alignment mark on the second substrate; wherein the second alignment mark is disposed on a side of the sealant adjacent to the liquid crystal layer, the first alignment mark and the second The alignment marks match in accordance with the preset shape in the top view direction.
- the first alignment mark is disposed in the same layer as any of the film layers on the first substrate.
- a passivation layer, a source/drain electrode layer, an active layer, a pixel electrode layer, a common electrode layer, a gate insulating layer, and a gate are disposed on the first substrate.
- Floor a passivation layer, a source/drain electrode layer, an active layer, a pixel electrode layer, a common electrode layer, a gate insulating layer, and a gate
- the second alignment mark is disposed in the same layer as any of the film layers on the second substrate.
- a spacer, a black matrix, and a color resist layer are disposed on the second substrate.
- the preset shape of the first alignment mark includes a right angle, a rectangle that is not completely closed, and a closed rectangle.
- the second alignment mark is complementary or at least partially overlapped with the shape of the first alignment mark in a plan view direction.
- the thickness of the second alignment mark is the same as the distance between the first substrate and the second substrate.
- the sealant comprises a support component, and the support component comprises at least one of a silicon ball and a glass fiber.
- the support component accounts for greater than or equal to 0 and less than or equal to 1% by mass of the sealant.
- At least one embodiment of the present invention also provides a display device including the display panel described above.
- At least one embodiment of the present invention further provides a method of fabricating a display panel, comprising: providing first and second substrates opposite to each other; forming a first alignment mark on a periphery of the first substrate by a patterning process; Forming a second alignment mark on a periphery of the second substrate; the first alignment mark and the second alignment mark are matched in a top view direction according to a preset shape; on the first substrate and a sealant is applied between the second substrates and outside the second alignment mark; a liquid crystal layer is formed inside the second alignment mark; according to the first alignment mark and the first The preset shape of the two alignment marks is aligned, and the first substrate and the second substrate are paired.
- the first alignment mark and any one of the film layers on the first substrate are formed by one patterning process.
- a passivation layer, a source/drain electrode layer, an active layer, a pixel electrode layer, and a common electrode layer are disposed on the first substrate.
- a gate insulating layer and a gate layer are disposed on the first substrate.
- the second alignment mark and any one of the film layers on the second substrate are formed by one patterning process.
- a spacer layer, a black matrix layer, and a color resist layer are disposed on the second substrate.
- the preset shape of the first alignment mark includes a right angle, a rectangle that is not completely closed, and a closed rectangle.
- the first substrate and the second substrate are in the process of facing the box, and the second alignment mark and the view are in a plan view direction.
- the shapes of the first para-marks are complementary or at least partially overlapping.
- a thickness of the second alignment mark is the same as a distance between the first substrate and the second substrate.
- FIG. 1 is a schematic cross-sectional structural view of a display panel
- FIG. 2 is a schematic cross-sectional structural view of another display panel
- FIG. 3 is a schematic top plan view of a first substrate in the first embodiment
- FIG. 4 is a schematic top plan view of a second substrate in the first embodiment
- FIG. 5 is a schematic top plan view of a second substrate in the second embodiment
- FIG. 6 is a schematic top plan view of the first substrate in the second embodiment.
- FIG. 1 is a schematic cross-sectional view of a display panel.
- the display substrate includes a first substrate 1 and a second substrate 2 disposed opposite to each other.
- a liquid crystal layer 6 between the second substrate 2 and the periphery of the first substrate 1 and the second substrate 2 for bonding the first substrate 1 and the second substrate 2 to the first substrate 1 a first alignment mark 5 on the upper substrate and a second alignment mark 3 disposed on the second substrate 2, wherein the second alignment mark 3 is disposed on a side of the sealant 4 adjacent to the liquid crystal layer 6, that is, the second The alignment mark 3 is disposed between the sealant 4 and the liquid crystal layer 6.
- the second alignment mark 3 can also block the diffusion of the uncured sealant, and improve the coating accuracy of the sealant.
- the first alignment mark 5 and the second alignment mark 3 at least partially overlap, and the first alignment mark 5 includes a sealing frame in addition to the first portion matching the second alignment mark 3.
- the second part of the glue corresponds.
- the first alignment mark may also be provided with a plurality of tick marks, which may be used to further improve the accuracy of the alignment.
- the second alignment mark 3 and the sealant 4 may also partially overlap.
- the first alignment mark 5 is disposed in the same layer as any of the film layers on the first substrate 1.
- the film layer disposed on the first substrate includes a passivation layer, a source/drain electrode layer, an active layer, a pixel electrode layer, and a common electrode layer.
- the gate insulating layer and the gate layer for example, the material of the source/drain electrode layer and the gate layer comprise one or any combination of copper, molybdenum and titanium; the material of the gate insulating layer comprises silicon nitride (SiNx), Silicon oxide (SiOx), aluminum oxide (Al 2 O 3 ), aluminum nitride (AlN) or other suitable material; the material of the passivation layer comprises silicon nitride (SiNx), silicon oxide (SiOx) or acrylic resin;
- the material of the active layer includes an oxide semiconductor, a polycrystalline silicon semiconductor, etc.; the material of the pixel electrode layer and the common electrode layer includes a transparent conductive material such as indium tin oxide (ITO), indium zinc oxide (IZO), or indium gallium zinc oxide (IGZO). , gallium zinc oxide (GZO) and the like.
- the second alignment mark 3 is disposed in the same layer as any of the film layers on the second substrate 2.
- the film layer disposed on the second substrate includes a spacer pillar, a black matrix and a color resist layer, and a material of the spacer pillar and the color resist layer. It may be an organic material such as a resin material or the like; the material of the black matrix includes a metal material and a resin material.
- FIG. 2 is a schematic cross-sectional structural view of another display panel, which is different from the structure shown in FIG. The point is that the first alignment mark 5 includes only the portion matching the second alignment mark 3 and does not include the portion corresponding to the sealant 4.
- FIG. 3 is a schematic top plan view of the first substrate.
- a passivation layer for example, a source/drain electrode layer, an active layer, and a pixel electrode layer are disposed on the first substrate.
- the pattern of the first alignment mark 5 is formed by one patterning process.
- FIG. 4 is a schematic top plan view of the second substrate.
- the patterning process forms a pattern of the second alignment mark 3.
- the shape of the first alignment mark 5 is a rectangular shape that is not completely closed.
- the sealant coating is applied and the first alignment mark 5 and the second alignment mark 3 are used as reference frames in the process of the box, the precision of the box precision and the sealant coating process can be effectively improved.
- the first alignment mark 5 disposed on the first substrate 1 and the second alignment mark 3 disposed on the second substrate 2 are complementary in shape in a plan view direction, and can form a complete rectangle, thereby effectively improving the pair of boxes. Precision.
- the thickness of the second alignment mark 3 is the same as the thickness of the liquid crystal cell formed by the first substrate 1 and the second substrate 2 after the box is formed, and the second alignment mark 3 can completely block the sealant, thereby preventing the liquid crystal and the sealing.
- the contact of the sealant reduces the impact of the diffusion of the liquid crystal inside the substrate on the surrounding sealant, prevents breakage and avoids contamination of the liquid crystal by the uncured sealant.
- the sealant contains a support component that includes a silicon sphere, a glass fiber, or a mixture of the two.
- the thickness of the second alignment mark 3 is the same as the thickness of the liquid crystal cell formed by the first substrate 1 and the second substrate 2 after the box, and the second alignment mark 3 can serve as a support for reducing the support component in the sealant.
- the mass percentage of the support component in the sealant is greater than or equal to 0 and less than or equal to 1%.
- the pattern of the first alignment mark may be disposed on the first substrate or the second substrate and matched with the second alignment mark disposed on the other substrate.
- the embodiment provides a display panel including a first substrate 1 and a second substrate 2 disposed opposite to each other, and a liquid crystal layer filled between the first substrate 1 and the second substrate 2 at the periphery of the first substrate and the second substrate.
- a sealant 4 for bonding the first substrate 1 and the second substrate 2 a first alignment mark 5 disposed on the first substrate 1, and a second alignment mark 3 disposed on the second substrate 2,
- the second alignment mark 3 is disposed on the side of the sealant 4 adjacent to the liquid crystal layer 6, that is, the second alignment mark 3 is disposed between the sealant 4 and the liquid crystal layer 6.
- the first alignment mark 5 and the second alignment mark 3 are matched in accordance with a preset shape in a plan view direction. The above settings can effectively improve and detect the accuracy of the box.
- the second alignment mark 3 can also block the diffusion of the uncured sealant, and improve the coating accuracy of the sealant.
- the first alignment mark 5 is disposed in the same layer as any of the film layers on the first substrate 1.
- the film layer disposed on the first substrate 1 includes a passivation layer, a source/drain electrode layer, an active layer, a pixel electrode layer, and a common Electrode layer, gate insulating layer or gate layer.
- the material of the source/drain electrode layer and the gate layer includes one or any combination of copper, molybdenum, and titanium; the material of the gate insulating layer includes silicon nitride (SiNx), silicon oxide (SiOx), and aluminum oxide (Al).
- the material of the passivation layer includes silicon nitride (SiNx), silicon oxide (SiOx) or acrylic resin
- the material of the active layer includes an oxide semiconductor, The polycrystalline silicon semiconductor or the like
- the material of the pixel electrode layer and the common electrode layer includes a transparent conductive material such as indium tin oxide (ITO), indium zinc oxide (IZO), indium gallium zinc oxide (IGZO), gallium zinc oxide (GZO), or the like.
- the second alignment mark 3 is disposed in the same layer as any of the second substrate, and the material of the spacer pillar and the color resist layer may be an organic material, for example, a resin material or the like; and the material of the black matrix includes a metal material and a resin material.
- FIG. 6 is a schematic top plan view of the first substrate.
- a passivation layer for example, a source/drain electrode layer, an active layer, and a pixel electrode are disposed on the first substrate 1.
- the pattern of the first alignment mark 5 is set by one patterning process.
- the first alignment mark 5 is disposed adjacent to the sealant 4, or the first alignment mark 5 and the sealant 4 have overlapping regions.
- FIG. 5 is a schematic top plan view of a second substrate.
- the pattern of the second alignment mark 3 is set by one patterning process, and the shape of the alignment mark 5 is a completely closed rectangle.
- the second alignment mark 3 is disposed adjacent to the sealant 4, or the second alignment mark 3 and the sealant 4 have overlapping regions.
- the first alignment mark 5 provided on the first substrate 1 and the second alignment mark 3 provided on the second substrate 2 have the same shape in the plan view direction, and the accuracy of the cartridge can be effectively improved and detected.
- the thickness of the second alignment mark 3 is the same as the thickness of the liquid crystal cell formed by the first substrate and the second substrate, and the second alignment mark 3 can completely block the sealant, which can block the liquid crystal and the sealant. Contact, reduce the impact of liquid crystal diffusion inside the substrate on the surrounding sealant, prevent breakage and avoid contamination of the liquid crystal by the uncured sealant.
- the sealant contains a support component which comprises a silicon sphere, a glass fiber or a mixture of the two.
- the thickness of the second alignment mark 3 is the same as the thickness of the liquid crystal cell formed by the first substrate 1 and the second substrate 2 after the box is formed, and can serve as a support, which can reduce the amount of the support component in the sealant, for example,
- the mass percentage of the silicon spheres in the sealant is greater than or equal to 0 and less than or equal to 1%.
- the pattern of the first alignment mark may be disposed on the first substrate or the second substrate and matched with the second alignment mark disposed on the other substrate.
- the embodiment provides a display device including the display panel in the first embodiment and the second embodiment.
- the display device can be any product or component having a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like.
- a display function such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like.
- the display device refer to the examples of the display panel in the first embodiment and the second embodiment, and the repeated description is omitted.
- the embodiment of the present invention further provides a method for preparing a display panel, which is described in conjunction with FIG. 1 to FIG. 6.
- the method for preparing the display panel includes:
- a first alignment mark 5 is formed on the periphery of the first substrate 1 by a patterning process
- a second alignment mark 3 is formed on the periphery of the second substrate 2 by a patterning process
- the first alignment mark 5 and the second alignment mark 3 are matched in accordance with a preset shape in a plan view direction;
- the first substrate 1 and the second substrate 2 are aligned to form a liquid crystal cell in accordance with the preset shape of the first alignment mark 5 and the second alignment mark 3.
- the second alignment mark 3 can also block the diffusion of the uncured sealant, and improve the coating accuracy of the sealant.
- the first alignment mark 5 is formed on any of the film layers on the first substrate 1 by one patterning process.
- the above patterning process includes mask exposure, development, etching and stripping processes, wherein the exposure process may be a halftone or multi-gray mask process, and the etching process may include a wet etching process and a dry etching process.
- the film layer formed on the first substrate 1 includes a passivation layer, a source/drain electrode layer, an active layer, a pixel electrode layer, a common electrode layer, a gate insulating layer, and a gate layer.
- a second alignment mark 3 is formed on any of the film layers on the second substrate 2 by one patterning process.
- the above patterning process includes mask exposure, development, etching and stripping processes, wherein the exposure process may be a halftone or multi-gray mask process, and the etching process may include a wet etching process and a dry etching process.
- the film layer formed on the second substrate 2 includes a spacer layer, a black matrix layer, or a color resist layer.
- the preparation process of the film layers on the first substrate and the second substrate includes processes such as magnetron sputtering, chemical vapor deposition, thermal evaporation, laser evaporation, sol-gel or atomic layer deposition.
- the preset shape of the first alignment mark 5 is a rectangular shape that is not completely closed.
- the second alignment mark and the first alignment mark are complementary or at least partially overlapping in a plan view direction during the process of the cassette.
- the frame sealant coating process and the first alignment mark 5 and the second alignment mark 3 are used as reference frames in the process of the box, which can effectively improve the process precision of the coating of the box and the sealant.
- the thickness of the second alignment mark 3 is the same as the thickness of the liquid crystal cell formed by the first substrate 1 and the second substrate 2 after the box is formed, and the second alignment mark 3 can completely block the sealant to prevent the liquid crystal and the frame from being blocked.
- the contact of the glue reduces the impact of the diffusion of the liquid crystal inside the substrate on the surrounding sealant, and at the same time avoids the contamination of the liquid crystal by the uncured sealant.
- the sealant contains a support component, and the support component comprises a silicon ball, a glass fiber or a mixture of the two, and the support component accounts for a mass percentage of the sealant of 0 or more and 1% or less.
- the thickness of the second alignment mark 3 is the same as the thickness of the liquid crystal cell formed by the first substrate 1 and the second substrate 2 after the box is formed, and can serve as a support for reducing the amount of the support component in the sealant.
- the pattern of the first alignment mark may be formed on the first substrate or the second substrate by a patterning process, and a second pattern matching the pattern of the first alignment mark is formed on the other substrate by a patterning process. Alignment mark.
- Embodiments of the present invention have at least the following advantageous technical effects: a first alignment mark disposed on a first substrate and a second alignment mark disposed on a second substrate in a process of facing the box, in a plan view direction
- the shapes are matched, and the accuracy of the first substrate and the second substrate to the cartridge can be effectively improved.
- the thickness of the second alignment mark between the sealant and the liquid crystal layer is the same as the thickness of the liquid crystal cell formed by the first substrate and the second substrate after the box, and can serve as a support while still supporting It can play a role in blocking the diffusion of the sealant and preventing liquid crystal contamination.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
Abstract
Description
Claims (19)
- 一种显示面板,包括:相对设置的第一基板和第二基板;填充于所述第一基板与所述第二基板之间的液晶层;设置在所述第一基板和所述第二基板的周边用于粘合所述第一基板和所述第二基板的封框胶;设置于所述第一基板上的第一对位标记和设置于所述第二基板上的第二对位标记;其中,所述第二对位标记设置在所述封框胶的靠近所述液晶层一侧,所述第一对位标记与所述第二对位标记在俯视方向上依照预设形状相匹配。
- 根据权利要求1所述显示面板,其中,所述第一对位标记与所述第一基板上的任一膜层同层设置。
- 根据权利要求2所述显示面板,其中,所述第一基板上设置有钝化层、源漏电极层、有源层、像素电极层、公共电极层、栅极绝缘层和栅极层。
- 根据权利要求1所述显示面板,其中,所述第二对位标记与所述第二基板上的任一膜层同层设置。
- 根据权利要求4所述显示面板,其中,所述第二基板上设置有隔垫物、黑矩阵和色阻层。
- 根据权利要求1所述显示面板,其中,所述第一对位标记的预设形状包括直角、不完全封闭的矩形和封闭矩形。
- 根据权利要求6所述显示面板,其中,所述第二对位标记与所述第一对位标记在俯视方向的形状互补或至少部分重叠。
- 根据权利要求1所述显示面板,其中,所述第二对位标记的厚度与所述第一基板和所述第二基板之间的距离相同。
- 根据权利要求1所述显示面板,其中,所述封框胶包括支撑组分,所述支撑组分包括硅球、玻璃纤维中的至少之一。
- 根据权利要求9所述的显示面板,其中,所述支撑组分占所述封框胶的质量百分含量大于等于0且小于等于1%。
- 一种显示装置,包括如权利要求1至10中任一项所述的显示面板。
- 一种显示面板的制备方法,包括:提供相互对置的第一基板和第二基板;通过构图工艺在所述第一基板的周边形成第一对位标记;通过构图工艺在所述第二基板的周边形成第二对位标记;所述第一对位标记与所述第二对位标记在俯视方向上依照预设形状相匹配;在所述第一基板和所述第二基板之间且在所述第二对位标记的外侧涂覆封框胶;在所述第二对位标记的内侧形成液晶层;依照所述第一对位标记和所述第二对位标记的预设形状进行对位,将所述第一基板和所述第二基板进行对盒。
- 根据权利要求12所述显示面板的制备方法,其中,所述第一对位标记与所述第一基板上的任一膜层采用一次构图工艺形成。
- 根据权利要求13所述显示面板的制备方法,其中,所述第一基板上设置有钝化层、源漏电极层、有源层、像素电极层、公共电极层、栅极绝缘层和栅极层。
- 根据权利要求14所述显示面板的制备方法,其中,所述第二对位标记与所述第二基板上的任一膜层采用一次构图工艺形成。
- 根据权利要求15所述显示面板的制备方法,其中,所述第二基板上设置有隔垫物层、黑矩阵层和色阻层。
- 根据权利要求12所述显示面板的制备方法,其中,所述第一对位标记的预设形状包括直角、不完全封闭的矩形和封闭的矩形。
- 根据权利要求12所述显示面板的制备方法,其中,所述第一基板和所述第二基板在对盒的过程中,于俯视方向上所述第二对位标记与所述第一对位标记的形状互补或至少部分重叠。
- 根据权利要求12所述显示面板的制备方法,其中,所述第二对位标记的厚度与所述第一基板和所述第二基板之间的距离相同。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/506,467 US10268082B2 (en) | 2016-01-05 | 2016-07-13 | Display panel and method of manufacturing the same, and display device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610005831.7 | 2016-01-05 | ||
CN201610005831.7A CN105445986B (zh) | 2016-01-05 | 2016-01-05 | 一种显示面板及其制备方法、显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017117961A1 true WO2017117961A1 (zh) | 2017-07-13 |
Family
ID=55556358
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/089862 WO2017117961A1 (zh) | 2016-01-05 | 2016-07-13 | 显示面板及其制备方法、显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10268082B2 (zh) |
CN (1) | CN105445986B (zh) |
WO (1) | WO2017117961A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110974033A (zh) * | 2019-12-06 | 2020-04-10 | 九阳股份有限公司 | 一种烹饪设备的加热控制方法及烹饪设备 |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105445986B (zh) | 2016-01-05 | 2021-03-23 | 京东方科技集团股份有限公司 | 一种显示面板及其制备方法、显示装置 |
CN106154613B (zh) * | 2016-06-30 | 2018-09-18 | 京东方科技集团股份有限公司 | 显示基板及其制作方法、显示装置 |
CN106094311B (zh) * | 2016-08-22 | 2019-09-06 | 武汉华星光电技术有限公司 | 一种窄边框液晶面板及其组立标尺的制作方法 |
CN109891311A (zh) * | 2016-09-05 | 2019-06-14 | 堺显示器制品株式会社 | 显示面板、显示装置及显示面板的制造方法 |
CN106125395B (zh) * | 2016-09-14 | 2019-06-04 | 京东方科技集团股份有限公司 | 一种对盒精度补偿方法及补偿系统 |
CN111913316B (zh) * | 2018-01-02 | 2023-07-04 | 上海中航光电子有限公司 | 显示装置 |
CN108280475B (zh) * | 2018-01-22 | 2020-06-09 | 京东方科技集团股份有限公司 | 一种制作显示设备的方法及装置、显示设备 |
CN109782495A (zh) * | 2019-03-19 | 2019-05-21 | 京东方科技集团股份有限公司 | 一种显示模组及其制作方法和显示设备 |
CN111025799B (zh) * | 2019-12-02 | 2021-07-27 | 苏州华星光电技术有限公司 | 显示面板及显示装置 |
US11915078B2 (en) | 2020-06-28 | 2024-02-27 | Wuhan China Star Optoelectronics Technology Co. Ltd. | Display panel, display screen, and electronic apparatus |
CN111681540B (zh) * | 2020-06-28 | 2021-07-06 | 武汉华星光电技术有限公司 | 显示面板、显示屏及电子设备 |
CN114371568B (zh) * | 2022-01-18 | 2023-11-28 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
CN114973946B (zh) * | 2022-05-18 | 2023-08-22 | 武汉华星光电半导体显示技术有限公司 | 显示模组及移动终端 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000056314A (ja) * | 1998-08-10 | 2000-02-25 | Hitachi Ltd | 液晶表示装置 |
CN101071210A (zh) * | 2006-05-08 | 2007-11-14 | 中华映管股份有限公司 | 彩色滤光基板及其液晶显示面板 |
CN101211041A (zh) * | 2006-12-29 | 2008-07-02 | Lg.菲利浦Lcd株式会社 | 液晶显示装置及其制造方法 |
CN104297982A (zh) * | 2014-11-05 | 2015-01-21 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
CN104460124A (zh) * | 2015-01-04 | 2015-03-25 | 京东方科技集团股份有限公司 | 曲面显示面板及其制作方法 |
CN105445986A (zh) * | 2016-01-05 | 2016-03-30 | 京东方科技集团股份有限公司 | 一种显示面板及其制备方法、显示装置 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06102490A (ja) * | 1992-09-19 | 1994-04-15 | Semiconductor Energy Lab Co Ltd | 分散型液晶電気光学装置の作製方法 |
KR100324110B1 (ko) * | 1999-07-31 | 2002-02-16 | 구본준, 론 위라하디락사 | 액정표시소자의 얼라인패턴 |
US7626675B2 (en) * | 2006-04-20 | 2009-12-01 | Chungwa Picture Tubes, Ltd. | Color filter substrate and liquid crystal display panel with spacer having a recess or clipping opening in which an active device is wedged therein |
JP2013225033A (ja) * | 2012-04-23 | 2013-10-31 | Japan Display Inc | 表示装置及びその製造方法 |
CN103412428B (zh) * | 2013-07-24 | 2016-01-27 | 北京京东方光电科技有限公司 | 一种对位系统 |
US9595497B2 (en) * | 2014-06-13 | 2017-03-14 | Apple Inc. | Display with low reflectivity alignment structures |
CN104267544A (zh) * | 2014-10-17 | 2015-01-07 | 京东方科技集团股份有限公司 | 一种显示基板及具有该显示基板的显示装置 |
-
2016
- 2016-01-05 CN CN201610005831.7A patent/CN105445986B/zh active Active
- 2016-07-13 US US15/506,467 patent/US10268082B2/en active Active
- 2016-07-13 WO PCT/CN2016/089862 patent/WO2017117961A1/zh active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000056314A (ja) * | 1998-08-10 | 2000-02-25 | Hitachi Ltd | 液晶表示装置 |
CN101071210A (zh) * | 2006-05-08 | 2007-11-14 | 中华映管股份有限公司 | 彩色滤光基板及其液晶显示面板 |
CN101211041A (zh) * | 2006-12-29 | 2008-07-02 | Lg.菲利浦Lcd株式会社 | 液晶显示装置及其制造方法 |
CN104297982A (zh) * | 2014-11-05 | 2015-01-21 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
CN104460124A (zh) * | 2015-01-04 | 2015-03-25 | 京东方科技集团股份有限公司 | 曲面显示面板及其制作方法 |
CN105445986A (zh) * | 2016-01-05 | 2016-03-30 | 京东方科技集团股份有限公司 | 一种显示面板及其制备方法、显示装置 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110974033A (zh) * | 2019-12-06 | 2020-04-10 | 九阳股份有限公司 | 一种烹饪设备的加热控制方法及烹饪设备 |
Also Published As
Publication number | Publication date |
---|---|
US20180107034A1 (en) | 2018-04-19 |
CN105445986B (zh) | 2021-03-23 |
US10268082B2 (en) | 2019-04-23 |
CN105445986A (zh) | 2016-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2017117961A1 (zh) | 显示面板及其制备方法、显示装置 | |
WO2017008370A1 (zh) | 阵列彩膜集成式液晶显示面板的制作方法及其结构 | |
KR101127826B1 (ko) | 액정표시패널 및 그 제조방법 | |
TWI431358B (zh) | 液晶顯示裝置及其製造方法 | |
US9711542B2 (en) | Method for fabricating display panel | |
EP3214492B1 (en) | Colour filter on array substrate and fabrication method thereof | |
US20170090229A1 (en) | Semiconductor device, display device and method for manufacturing semiconductor device | |
US20170090233A1 (en) | Display Substrate, Method of Fabricating the Same, and Display Device | |
WO2016145708A1 (zh) | Coa型液晶面板的制作方法及coa型液晶面板 | |
WO2017049842A1 (zh) | 阵列基板及其制作方法、显示装置 | |
TW200424626A (en) | Method of manufacturing liquid crystal display device | |
US9773817B2 (en) | Thin film transistor and manufacturing method thereof, array substrate and display device | |
US20160148954A1 (en) | Manufacturing method of array substrate, array substrate and display device | |
KR20130049104A (ko) | 프린지 필드형 액정표시장치 및 그 제조방법 | |
US20210013445A1 (en) | Organic light emitting display panel, manufacturing method thereof, and display device | |
WO2015000255A1 (zh) | 阵列基板、显示装置及阵列基板的制造方法 | |
US10217773B2 (en) | Array substrate and fabrication method thereof, display panel and fabrication method thereof | |
WO2020228425A1 (zh) | 阵列基板及其制造方法、显示面板、显示装置 | |
WO2012114687A1 (ja) | 電子機器及びその製造方法 | |
US9543325B2 (en) | Array substrate and manufacturing method thereof, liquid crystal display panel and display device | |
US20140132905A1 (en) | Array substrate and manufacture method of the same, liquid crystal display panel, and display device | |
WO2016065851A1 (zh) | 阵列基板、显示面板及显示装置 | |
US10020325B2 (en) | Method for producing TFT array substrate, TFT array substrate, and display apparatus | |
WO2018196403A1 (zh) | 阵列基板及其制作方法、显示装置 | |
US20160190163A1 (en) | Tft array substrate and method for manufacturing the same, and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 15506467 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16883096 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16883096 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 06/06/2019) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16883096 Country of ref document: EP Kind code of ref document: A1 |