WO2017063320A1 - 一种高鲁棒性的高压静电放电保护器件 - Google Patents

一种高鲁棒性的高压静电放电保护器件 Download PDF

Info

Publication number
WO2017063320A1
WO2017063320A1 PCT/CN2016/072795 CN2016072795W WO2017063320A1 WO 2017063320 A1 WO2017063320 A1 WO 2017063320A1 CN 2016072795 W CN2016072795 W CN 2016072795W WO 2017063320 A1 WO2017063320 A1 WO 2017063320A1
Authority
WO
WIPO (PCT)
Prior art keywords
type
voltage
well
region
low
Prior art date
Application number
PCT/CN2016/072795
Other languages
English (en)
French (fr)
Inventor
孙伟锋
张春伟
袁永胜
刘超
叶然
刘斯扬
陆生礼
时龙兴
Original Assignee
东南大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 东南大学 filed Critical 东南大学
Publication of WO2017063320A1 publication Critical patent/WO2017063320A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements

Definitions

  • the invention relates to the field of reliability of integrated circuits and relates to a structure of high-reliability high-voltage electrostatic discharge protection devices.
  • ESD Electro-Static Discharge
  • dielectric breakdown If there is no reasonable clamping circuit, an excessively high electric field will cause dielectric breakdown at the gate input. The root cause of heat damage is the huge heat generated by transient high currents under ESD pulses.
  • Semiconductors including silicon are not good thermal conductive materials. The heat generated by ESD current in silicon or interconnect wires cannot be conducted out in time.
  • High-voltage power integrated circuits are an important supporting technology of the country, and are closely related to key scientific and technological fields such as energy, environmental protection, communication, life sciences, materials and transportation.
  • the design level of power ICs directly determines a country's core competitiveness in areas such as power management, green lighting and motor control.
  • the ESD protection capability of high-voltage power integrated circuits plays a crucial role in system stability and reliability. Therefore, studying the working mechanism of high-voltage power integrated circuit ESD protection device and optimizing the ESD protection capability of the device have important practical significance for the design of high-voltage power integrated circuit.
  • High-voltage diodes As a first-time ESD protection device, high-voltage diodes have been used for a long time and are widely used. Their structures are simple and effective, and they have always played an important role. High-voltage diodes can be used as ESD protection in both forward and reverse operation.
  • the forward diode is usually in the form of a diode string. This is to prevent the voltage across the diode from exceeding its turn-on voltage during normal operation of the power supply voltage, causing leakage of the circuit, but at high voltage, the diode string Generally, the quantity requirement cannot be met because a large number of diodes are required under high voltage to be turned off under normal working conditions. Therefore, only the reverse diode ESD performance is considered.
  • the reverse diode As a ESD protection device, the reverse diode has a simple structure, no folding back, and no latch-up. At the same time, because it does not Snapback, the voltage when discharging current is maintained at a high level, thereby generating a large amount of joules. Heat is prone to damage the device, so its ESD capability is relatively weak compared to Snapback-type devices. Therefore, in order to improve the ESD capability of the device, a method of increasing the device area is often used, but this brings about an increase in cost.
  • the high-voltage bipolar transistor is also a commonly used ESD protection component. When the ESD strike comes, a very high electric field is established between the anti-bias junctions.
  • the avalanche breakdown of the device generates a large number of electron-hole pairs, and the holes are low-potential. At one end, the voltage drop occurs due to the presence of bulk resistance. When the BE junction reaches the turn-on voltage of about 0.7V, the device turns on to discharge the ESD current.
  • a Snapback type device a bipolar transistor has a strong ESD current bleed capability, but has a large latch-up risk because its sustain voltage is generally lower than that of a high voltage device.
  • this paper introduces a high-reliability high-voltage ESD protection device, which is opposite to the traditional high-voltage in the same size.
  • the bias diode has higher latch-up current and lower latch-up risk than the traditional high-voltage bipolar transistor, which can better meet the requirements of the ESD design window and has a good application prospect.
  • the present invention provides a highly robust high voltage ESD protection device structure without changing the device area, and the maintenance voltage can be adjusted to suit different design requirements.
  • a highly robust high voltage ESD protection device comprising: a P-type substrate with buried on a P-type substrate An oxide layer having an N-type epitaxial layer on the buried oxide layer, a first low-voltage N-type well and a first low-voltage P-type well on the upper portion of the N-type epitaxial layer, and an N-type in the first low-voltage N-type well
  • a P-type positive region is disposed in the first low-voltage P-type well
  • a field oxide layer is disposed on the upper surface of the N-type epitaxial layer
  • the field oxide layer is located between the N-type negative region and the P-type positive region
  • a passivation layer is disposed on the upper surface of the N-type cathode region, the field oxide layer and the P-type anode region
  • a cathode metal is connected to the N-type cathode region
  • an anode metal is connected to the P-type anode region
  • the structure of the present invention is more excellent in ESD current discharge capability than the conventional high voltage reverse bias diode shown in FIG.
  • the device structure of the present invention adds a new P-type implant region 12 to the cathode.
  • the equivalent circuit of the device is a Zener diode as shown in FIG. 4 (the cathode of the diode is an N-type negative region 5, and the anode of the diode is P).
  • the type injection efficiency adjustment well 12) and the base floating PNP transistor (the emission of the PNP transistor is extremely P-type implantation efficiency adjustment well 12, and the base is an N-type region composed of the N-type epitaxial layer 3 and the first low-voltage N-type well 4,
  • the collector is a series connection of the first low-voltage P-well 7), and there is a PNP bipolar transistor with a floating base inside the device, thereby having a higher current discharge capability.
  • the structure of the present invention has a good voltage clamping effect and has a low latch-up risk, and can better meet the requirements of the ESD design window.
  • the so-called voltage clamp is to clamp the gate input voltage of the internal protected circuit below the breakdown voltage of the gate dielectric.
  • FIG. 5 shows that after the avalanche breakdown occurs in the conventional high-voltage reverse-biased diode, the voltage across the diode rapidly increases rapidly beyond the gate breakdown voltage of the internal protected circuit, and does not provide effective protection.
  • the avalanche breakdown occurs in the device structure of the present invention, since the dynamic resistance is relatively small, the amplitude of the sustain voltage does not change much, and the breakdown voltage of the gate dielectric is not exceeded until the secondary breakdown failure occurs, so the voltage clamping effect is obtained.
  • the low latch-up risk requires that the device's sustain voltage be higher than the internal protected circuit's operating voltage.
  • the conventional high-voltage PNP bipolar transistor shown in Figure 2 will sustain strong hysteresis after avalanche breakdown.
  • a relatively low voltage has a higher risk of latch-up, and the PNP bipolar transistor existing in the structure of the present invention has a higher sustain voltage of the PNP bipolar transistor because its emitter doping concentration is lower than the collector doping concentration.
  • the total sustain voltage of the structure of the present invention plus the breakdown voltage of the Zener diode is the sum of the sustain voltage of the PNP bipolar transistor and the breakdown voltage of the Zener diode, further increasing the value of the sustain voltage. Reduce the risk of latch-up.
  • the sustain voltage of the structure of the present invention can be adjusted, and the well is adjusted by changing the P-type implantation efficiency.
  • the doping concentration of 12 can change the emitter injection efficiency of the PNP bipolar transistor and change the current amplification factor, and the sustain voltage of the device is directly related to the current amplification factor, so the doping concentration of the well 12 is adjusted by changing the P-type implantation efficiency.
  • the device's sustain voltage can be adjusted to better match the ESD design window's sustain voltage requirements in systems with different operating voltages.
  • the sustain voltage of the structure of the present invention can be adjusted, and the PNP bipolar transistor can also be changed by changing the distance between the adjacent boundary of the well 12 and the N-type negative region 5 by changing the P-type implantation efficiency on the layout.
  • the base transmission coefficient in turn changes the current amplification factor, and the magnitude of the sustain voltage of the device is directly related to the current amplification factor, so the distance between the well 12 and the adjacent boundary of the N-type negative region 5 is adjusted by changing the P-type implantation efficiency on the layout.
  • the device's sustain voltage can be adjusted to better match the ESD design window's sustain voltage requirements in systems with different operating voltages.
  • the structure of the present invention does not change the original layout area of the device while having high robustness, and does not require an additional process flow.
  • Figure 1 shows the cross-sectional structure of a conventional high voltage reverse bias diode.
  • Figure 2 shows the cross-sectional structure of a conventional high voltage PNP bipolar transistor.
  • Figure 3 shows the cross-sectional structure of a highly robust high voltage ESD protection device of the present invention.
  • FIG. 4 is an equivalent circuit diagram of a high-reliability high-voltage ESD protection device of the present invention.
  • FIG. 5 is a comparison diagram of the transmission line pulse (TLP) test results of the high-stability high-voltage ESD protection device and the conventional high-voltage reverse-bias diode and the conventional high-voltage PNP bipolar transistor of the present invention, each having a width of 10000 ⁇ m. Device.
  • TLP transmission line pulse
  • a highly robust high voltage ESD protection device comprising: a P-type substrate 1 having a buried oxide layer 2 on the P-type substrate 1 and an N-type epitaxial layer 3 on the buried oxide layer 2, at N
  • the upper portion of the epitaxial layer 3 is provided with a first low-voltage N-well 4, a first low-voltage P-well 7, and an N-type negative region 5 is disposed in the first low-voltage N-well 4, in the first low-voltage P-well 7
  • a P-type positive region 8 is provided, and a field oxide layer 10 is disposed on the upper surface of the N-type epitaxial layer 3 and the field oxide layer 10 is located between the N-type negative region 5 and the P-type positive region 8, in the N-type cathode
  • the upper surface of the region 5, the field oxide layer 10 and the P-type anode region 8 is provided with a passivation layer 11, and a cathode is connected to the N-type cathode region 5
  • the metal 6 is connected to
  • the doping concentration of the P-type implantation efficiency adjusting well 12 is 20% to 30% of the doping concentration of the P-type positive region 8, and the doping concentration of the P-type implantation efficiency adjusting well 12 is the first low-voltage N-well 4
  • the doping concentration is 20 to 50 times.
  • the distance between the P-type implantation efficiency adjusting well 12 and the adjacent boundary of the N-type negative region 5 is greater than 0.5 ⁇ m, and the P-type implantation efficiency adjusting well 12 is adjacent to the adjacent boundary of the first low-voltage N-well 4 The distance is greater than 0.5 ⁇ m.
  • the field oxide layer 10 is tangent to the adjacent boundary of the N-type cathode region 5, and the field oxide layer 10 is tangent to the adjacent boundary of the P-type anode region 8.
  • the invention is prepared by the following method:
  • a silicon-on-insulator wafer having a P-type substrate is taken, and the N-type epitaxial layer 3 is formed by high-energy phosphorus ion implantation and high-temperature annealing.
  • a high-energy boron ion implantation is performed, and a first low-voltage P-well 7 is formed after high-temperature annealing.
  • the first low-voltage N-well 4 is formed by high-energy phosphorus ion implantation and high-temperature annealing.
  • silicon nitride is deposited and etched, and the field oxide layer 10 is grown at a high temperature.
  • the P-type implantation efficiency adjusting well 12 is formed by activation of high-energy boron ion implantation.
  • each electrode contact region is fabricated by high dose boron ion and phosphorus ion implantation.
  • silicon dioxide is deposited, the electrode contact holes are etched, and a metal wiring layer is deposited and the excess metal is etched away.
  • the passivation layer is fabricated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

一种高鲁棒性的高压静电放电保护器件，包括：P型衬底(1)，在P型衬底(1)上设有埋氧化层(2)，在埋氧化层(2)上设有N型外延层(3)，在N型外延层(3)的上部设有第一低压N型阱(4)、第一低压P型阱(7)，在第一低压N型阱(4)内设有N型阴区(5)，在第一低压P型阱(7)内设有P型阳区(8)，在N型外延层(3)的上表面上设有场氧化层(10)且所述场氧化层(10)位于N型阴区(5)与P型阳区(8)之间，在N型阴区(5)、场氧化层(10)及P型阳区(8)的上表面设有钝化层(11)，在N型阴区(5)上连接有阴极金属(6)，在P型阳区(8)上连接有阳极金属(9)，其特征在于，在第一低压N型阱(4)内设有P型注入效率调节阱(12)，所述的N型阴区(5)位于P型注入效率调节阱(12)内。上述器件在不改变原来版图面积的基础上，提高了电流泄放能力，降低了闩锁风险，增强了器件的静电放电鲁棒性。

Description

一种高鲁棒性的高压静电放电保护器件 技术领域
本发明涉及集成电路的可靠性领域，是关于一种高鲁棒性的高压静电放电保护器件结构。
背景技术
ESD(Electro-Static Discharge)即静电放电,是自然界中一种常见的现象,小到摩擦生电,大到电闪雷鸣,都属于这个范畴。在集成电路制造、封装、运输、装配等过程中,不可避免的都会受到ESD冲击的影响,甚至导致失效。ESD引发的集成电路失效主要有两个原因:介质击穿和热损毁。若无合理的钳位电路,则过高的电场将导致栅输入端出现介质击穿。而热损毁发生的根本原因则是ESD脉冲下瞬态大电流产生的巨大热量。半导体(包括硅)不是良好的导热材料,ESD电流在硅或互联线中产生的热量不能及时传导出去,热量积累之下芯片内部可能出现金属或接触孔熔化,导致开路或短路发生,或因为硅材料熔化导致杂质再分布、材料性能改变。静电放电是造成大多数电子器件和半导体系统失效的主要原因,已成为近来半导体设计中备受关注的问题。
高压功率集成电路是国家重要的支撑科技,与能源、环保、通讯、生命科学、材料和交通等关键性的科技领域息息相关。功率集成电路的设计水平直接决定着一个国家在电源管理、绿色照明和电机控制等领域的核心竞争力。高压功率集成电路的ESD防护能力,对于系统的稳定性和可靠性起到了至关重要的作用。因此研究高压功率集成电路ESD防护器件工作机理、优化器件ESD防护能力对高压功率集成电路的设计具有十分重要的现实意义。当前大部分高压ESD防护器件难以满足ESD设计窗口的要求：如既要有高于工作电压的维持电压，又要有尽量低于栅氧击穿电压的触发电压。简而言之，现有的高压ESD防护电路缺乏能够满足窄小ESD设计窗口的强鲁棒性的ESD防护器件。而且，由于许多功率集成电路产品常工作在比较“恶劣”的环境下(如高电压、大电流、频繁插拔 及高低温工作环境等)，使它们的ESD防护设计需要考虑更多因素，集中体现在高压ESD防护器件需要具有良好的防误触发能力、抗闩锁能力和强鲁棒性等综合性能。
高压二极管作为一种最早使用的ESD防护器件，应用久远而且广泛，其结构简单而有效，一直发挥着重要作用。高压二极管的正向和反向工作状态下均可以作为ESD保护工作方式。正向二极管通常以二极管串的形式存在，这是为了防止在电源电压的正常工作时，二极管两端的电压超过其开启电压而导通，引起电路漏电问题的发生，但是在高压情况下，二极管串一般不能满足数量上的要求，因为高压下，需要大量的二极管才能使其在正常工作条件下处于关断状态。因此，只考虑反向的二极管ESD性能。反向二极管作为ESD保护器件具有结构简单，无折回，不会发生闩锁的特点，同时，也由于其不发生Snapback，使其泄放电流时的电压维持在较高水平，从而产生大量的焦耳热，容易造成器件损毁，所以，相比于发生Snapback型器件其ESD能力相对较弱。于是为了提升器件的ESD能力常常采用加大器件面积的方法，但这样会带来成本的增加。高压双极型晶体管也是一种常用的ESD防护元件，当ESD冲击到来时，反偏结间建立了一个很高的电场，器件发生雪崩击穿产生大量电子空穴对，空穴被低电位的一端收集，由于体电阻的存在产生压降，当BE结达到开启电压0.7V左右时，器件导通来泄放ESD电流。作为Snapback型器件，双极型晶体管有较强的ESD电流泄放能力，但是由于其维持电压一般低于高压器件的工作电压所以有很大的闩锁风险。
围绕着高压工艺的静电保护对触发电压、维持电压、闩锁风险以及较低的成本的要求，本文介绍了一种高鲁棒性的高压ESD保护器件，在同样的尺寸下与传统的高压反偏二极管相比其二次击穿电流更高，与传统的高压双极型晶体管相比其闩锁风险更低，能更好的符合ESD设计窗口的要求，具有良好的应用前景。
发明内容
本发明在不改变器件面积的基础上，提供一种高鲁棒性的高压ESD保护器件结构，并且维持电压可以调节以适应不同设计的要求。
本发明采用如下技术方案：
一种高鲁棒性的高压ESD保护器件，包括：P型衬底，在P型衬底上设有埋 氧化层，在埋氧化层上设有N型外延层，在N型外延层的上部设有第一低压N型阱、第一低压P型阱，在第一低压N型阱内设有N型阴区，在第一低压P型阱内设有P型阳区，在N型外延层的上表面上设有场氧化层且所述场氧化层位于N型阴区与P型阳区之间，在N型阴区、场氧化层及P型阳区的上表面设有钝化层，在N型阴区上连接有阴极金属，在P型阳区上连接有阳极金属，其特征在于，在第一低压N型阱内设有P型注入效率调节阱，所述的N型阴区位于P型注入效率调节阱内。与现有技术相比，本发明具有如下优点：
(1)本发明结构与图1所示的传统的高压反偏二极管相比ESD电流泄放能力更强。本发明的器件结构在阴极增加了一个新的P型注入区12，器件的等效电路为如图4所示的一个齐纳二极管(二极管的阴极为N型阴区5，二极管的阳极为P型注入效率调节阱12)和基极浮空的PNP晶体管(PNP晶体管的发射极为P型注入效率调节阱12，基极为N型外延层3和第一低压N型阱4组成的N型区域，集电极为第一低压P型阱7)的串联，器件内部存在一个基极浮空的PNP双极型晶体管，从而具有更高的电流泄放能力。
(2)本发明结构在拥有良好的电压钳位效果的同时还拥有低的闩锁风险,能更好的符合ESD设计窗口的要求。所谓电压钳位即是将内部被保护电路的栅极输入电压钳制在栅介质的击穿电压以下。如图5所示，传统的高压反偏二极管在发生雪崩击穿以后，二极管两端电压迅速增大很快超出内部被保护电路的栅极击穿电压，不能起到有效的保护作用。而本发明中的器件结构在发生雪崩击穿以后，由于动态电阻比较小，维持电压幅值变化不大，直到发生二次击穿失效都没有超过栅介质的击穿电压，所以电压钳位效果比较好。低的闩锁风险要求器件的维持电压高于内部被保护电路的工作电压，如图2所示的传统的高压PNP双极型晶体管在发生雪崩击穿以后由于会发生较强的回滞，维持电压比较低会有较高的闩锁风险，而本发明结构中存在的PNP双极型晶体管由于其发射极掺杂浓度低于集电极掺杂浓度，使得PNP双极型晶体管的维持电压变大，而且本发明结构总的维持电压还要加上齐纳二极管的击穿电压，是PNP双极型晶体管的维持电压和齐纳二极管的击穿电压两者之和，进一步提高了维持电压的值降低了闩锁的风险。
(3)本发明结构的维持电压是可以调节的，通过改变P型注入效率调节阱 12的掺杂浓度可以改变PNP双极型晶体管的发射极注入效率进而改变电流放大系数，而器件的维持电压大小与电流放大系数直接相关，所以通过改变P型注入效率调节阱12的掺杂浓度可以调节器件的维持电压，使其更好的符合工作电压不同的系统中ESD设计窗口对维持电压的要求。
(4)本发明结构的维持电压是可以调节的，还可以通过在版图上改变P型注入效率调节阱12与N型阴区5的相邻边界之间的距离来改变PNP双极型晶体管的基极传输系数进而改变电流放大系数，而器件的维持电压大小与电流放大系数直接相关，所以通过在版图上改变P型注入效率调节阱12与N型阴区5的相邻边界之间的距离可以调节器件的维持电压，使其更好的符合工作电压不同的系统中ESD设计窗口对维持电压的要求。
(5)本发明结构在拥有高的鲁棒性的同时并不改变器件原来的版图面积，且不需要额外的工艺流程。
附图说明
图1所示为传统的高压反偏二极管的剖面结构。
图2所示为传统的高压PNP双极型晶体管的剖面结构。
图3所示为本发明中高鲁棒性的高压ESD保护器件的剖面结构。
图4所示为本发明中高鲁棒性的高压ESD保护器件的等效电路图。
图5所示为本发明中高鲁棒性的高压ESD保护器件和传统的高压反偏二极管以及传统的高压PNP双极型晶体管的的传输线脉冲(TLP)测试结果的比较图，均采用宽度为10000μm的器件。
具体实施方式
一种高鲁棒性的高压ESD保护器件，包括：P型衬底1，在P型衬底1上设有埋氧化层2，在埋氧化层2上设有N型外延层3，在N型外延层3的上部设有第一低压N型阱4、第一低压P型阱7，在第一低压N型阱4内设有N型阴区5，在第一低压P型阱7内设有P型阳区8，在N型外延层3的上表面上设有场氧化层10且所述场氧化层10位于N型阴区5与P型阳区8之间，在N型阴区5、场氧化层10及P型阳区8的上表面设有钝化层11，在N型阴区5上连接有阴极 金属6，在P型阳区8上连接有阳极金属9，其特征在于，在第一低压N型阱4内设有P型注入效率调节阱12，所述的N型阴区5位于P型注入效率调节阱12内。
所述的P型注入效率调节阱12的掺杂浓度是P型阳区8的掺杂浓度的20％～30％，P型注入效率调节阱12的掺杂浓度是第一低压N型阱4的掺杂浓度的20～50倍。
所述的P型注入效率调节阱12与N型阴区5的相邻边界之间的距离要大于0.5μm，P型注入效率调节阱12与第一低压N型阱4的相邻边界之间的距离要大于0.5μm。
所述的场氧化层10与N型阴区5的相邻边界相切，场氧化层10与P型阳区8的相邻边界相切。
本发明采用如下方法来制备：
第一步，取具有P型衬底的绝缘体上硅圆片，通过高能量磷离子注入，并高温退火形成N型外延层3。
第二步，以高能量的硼离子注入，高温退火后形成第一低压P型阱7。
第三步，以高能量的磷离子注入，高温退火后形成第一低压N型阱4。
第四步，淀积并刻蚀氮化硅，在高温下生长场氧化层10。
第五步，通过高能量的硼离子注入，激活后形成P型注入效率调节阱12。
第六步，通过高剂量的硼离子和磷离子注入，制作各个电极接触区。
第七步，淀积二氧化硅，刻蚀电极接触孔后淀积金属引线层并刻蚀掉多余金属。
第八步，进行钝化层的制作。

Claims (4)

  1. 一种高鲁棒性的高压静电放电保护器件，包括：P型衬底(1)，在P型衬底(1)上设有埋氧化层(2)，在埋氧化层(2)上设有N型外延层(3)，在N型外延层(3)的上部设有第一低压N型阱(4)、第一低压P型阱(7)，在第一低压N型阱(4)内设有N型阴区(5)，在第一低压P型阱(7)内设有P型阳区(8)，在N型外延层(3)的上表面上设有场氧化层(10)且所述场氧化层(10)位于N型阴区(5)与P型阳区(8)之间，在N型阴区(5)、场氧化层(10)及P型阳区(8)的上表面设有钝化层(11)，在N型阴区(5)上连接有阴极金属(6)，在P型阳区(8)上连接有阳极金属(9)，其特征在于，在第一低压N型阱(4)内设有P型注入效率调节阱(12)，所述的N型阴区(5)位于P型注入效率调节阱(12)内。
  2. 根据权利要求1所述的一种高鲁棒性的高压静电放电保护器件，其特征在于，所述的P型注入效率调节阱(12)的掺杂浓度是P型阳区(8)的掺杂浓度的20％～30％，P型注入效率调节阱(12)的掺杂浓度是第一低压N型阱(4)的掺杂浓度的20～50倍。
  3. 根据权利要求1所述的一种高鲁棒性的高压静电放电保护器件，其特征在于，所述的P型注入效率调节阱(12)与N型阴区(5)的相邻边界之间的距离要大于0.5μm，P型注入效率调节阱(12)与第一低压N型阱(4)的相邻边界之间的距离要大于0.5μm。
  4. 根据权利要求1所述的一种高鲁棒性的高压静电放电保护器件，其特征在于，所述的场氧化层(10)与N型阴区(5)的相邻边界相切，场氧化层(10)与P型阳区(8)的相邻边界相切。
PCT/CN2016/072795 2015-10-14 2016-01-29 一种高鲁棒性的高压静电放电保护器件 WO2017063320A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510663114.9A CN105374814A (zh) 2015-10-14 2015-10-14 一种高鲁棒性的高压静电放电保护器件
CN201510663114.9 2015-10-14

Publications (1)

Publication Number Publication Date
WO2017063320A1 true WO2017063320A1 (zh) 2017-04-20

Family

ID=55376849

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/072795 WO2017063320A1 (zh) 2015-10-14 2016-01-29 一种高鲁棒性的高压静电放电保护器件

Country Status (2)

Country Link
CN (1) CN105374814A (zh)
WO (1) WO2017063320A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106024762B (zh) * 2016-07-18 2019-06-04 中国科学院微电子研究所 一种静电保护结构

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110001553A1 (en) * 2008-02-14 2011-01-06 Toyota Jidosha Kabushiki Kaisha Method of driving reverse conducting semiconductor device, semiconductor device and power supply device
CN102130184A (zh) * 2010-12-22 2011-07-20 东南大学 一种应用于高压静电保护的高鲁棒性反偏二极管
CN103715233A (zh) * 2014-01-10 2014-04-09 江南大学 一种具有高维持电压的ldmos结构的esd保护器件

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100421256C (zh) * 2006-05-24 2008-09-24 杭州电子科技大学 集成抗esd二极管的soi ligbt器件单元
JP2015032767A (ja) * 2013-08-06 2015-02-16 株式会社日立製作所 半導体装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110001553A1 (en) * 2008-02-14 2011-01-06 Toyota Jidosha Kabushiki Kaisha Method of driving reverse conducting semiconductor device, semiconductor device and power supply device
CN102130184A (zh) * 2010-12-22 2011-07-20 东南大学 一种应用于高压静电保护的高鲁棒性反偏二极管
CN103715233A (zh) * 2014-01-10 2014-04-09 江南大学 一种具有高维持电压的ldmos结构的esd保护器件

Also Published As

Publication number Publication date
CN105374814A (zh) 2016-03-02

Similar Documents

Publication Publication Date Title
CN108520875B (zh) 一种高维持电压npnpn型双向可控硅静电防护器件
CN104752417A (zh) 可控硅静电保护器件及其形成方法
CN108807372B (zh) 一种低压触发高维持电压可控硅整流器静电释放器件
US9041054B2 (en) High holding voltage electrostatic discharge protection device
CN110323207B (zh) 一种用于低压防护的scr器件
CN102738144B (zh) 静电放电防护装置及其静电放电防护电路
CN110491875B (zh) 一种双向可控硅静电保护器件
CN111668209B (zh) 一种低漏电的用于低压esd防护的可控硅整流器
CN108336085B (zh) 一种栅极嵌入小岛式可控硅静电防护器件
CN110649016A (zh) 无回滞效应硅控整流器型esd保护结构及其实现方法
CN110600467A (zh) 一种利用纵向三极管触发表面可控硅结构的tvs器件
CN110504325B (zh) 一种新型栅控P-i-N二极管ESD器件及其实现方法
CN108807374B (zh) 一种高压双向瞬态电压抑制器
TWI756539B (zh) 具有二極體及矽控整流器的半導體元件
CN109273532B (zh) 应用于高压电路防静电保护的无回滞效应硅控整流器
WO2017063320A1 (zh) 一种高鲁棒性的高压静电放电保护器件
CN107546223B (zh) 一种华夫饼型小岛式二极管触发可控硅静电防护器件
CN102693980A (zh) 一种低触发电压的可控硅静电放电保护结构
CN215815877U (zh) 高维持高失效双向可控硅静电防护器件
CN106449733A (zh) 一种用于esd防护的无闩锁scr
CN107591401B (zh) 一种用于高压esd保护的ldmos-scr器件
CN111710673A (zh) 一种具有闩锁免疫特性的ep-lvtscr器件
CN116093104B (zh) 应用于直流/直流转换芯片的静电与浪涌防护电路
CN114664815B (zh) 内嵌npn结构的高维持电压tvs分立器件
KR102139088B1 (ko) 높은 홀딩 전류를 갖는 정전기 방전 보호소자

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16854710

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16854710

Country of ref document: EP

Kind code of ref document: A1