WO2016143101A1 - Cpuユニット、ターゲットユニットおよびplcシステム - Google Patents
Cpuユニット、ターゲットユニットおよびplcシステム Download PDFInfo
- Publication number
- WO2016143101A1 WO2016143101A1 PCT/JP2015/057197 JP2015057197W WO2016143101A1 WO 2016143101 A1 WO2016143101 A1 WO 2016143101A1 JP 2015057197 W JP2015057197 W JP 2015057197W WO 2016143101 A1 WO2016143101 A1 WO 2016143101A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- unit
- extended function
- circuit unit
- system bus
- control circuit
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
Definitions
- the present invention relates to a CPU unit, a target unit, and a PLC system that perform communication via a system bus.
- a building block type PLC is a PLC constructed by combining a CPU (Central Processing Unit) unit and a plurality of target units based on the control scale and control contents of a controlled device.
- the CPU unit communicates with one or a plurality of target units connected via a system bus.
- a function unit to be newly expanded is referred to as an expanded function unit.
- functions to be newly expanded there are an inter-unit synchronization function and a high-speed serial communication function that synchronize operation timing between units.
- an empty signal line when there is an empty signal line on the system bus, an empty signal line can be assigned to the extended function unit, but when there is no empty signal line, it is assigned to another component.
- a configuration may be considered in which the signal line used is shared with the extended function unit.
- Patent Document 1 discloses a configuration in which an extended function unit is added to the system and signal lines assigned to other components are shared with the extended function unit. Specifically, in Patent Document 1, a CPU module having an input / output bus interface is equipped with a high-speed serial bus interface as an extended function unit, and the high-speed serial bus interface is connected to the same input / output bus as the input / output bus interface. Thus, a configuration for sharing an input / output bus is disclosed.
- Patent Document 1 discloses that an input / output bus and an input / output module with a high-speed serial bus interface communicate serially, and an input / output bus uses an input / output bus interface and a normal input / output module. A configuration for performing parallel communication is also disclosed.
- Patent Document 1 even in a configuration in which a CPU unit, a target unit for parallel communication, and a target unit for serial communication are connected on the same bus, the bus is used in parallel communication and serial communication. Since the cycle frequency is different, it is described that the signal for parallel communication is not input to the target unit for serial communication, and that the signal for serial communication is not input to the target unit for parallel communication. ing.
- the extended function unit shares the same signal line with other components, the signal changes due to the influence of the external environment, and the extended function unit receives signals from other components, or other configurations.
- the extended function unit receives signals from other components, or other configurations.
- confusion will occur when an element receives a signal of an extended function unit.
- communication cannot be established between the units constituting the PLC, and the expanded function cannot be executed.
- the present invention has been made in view of the above, and in the configuration in which the extended function unit shares the same signal line with other components, even if the signal changes due to the influence of the external environment, the extended function unit and It is an object of the present invention to provide a CPU unit in which other components can communicate without confusing signals.
- the present invention provides a CPU unit connected to a target unit via a system bus, a first system bus input / output circuit unit that inputs and outputs signals, a target An extended function control circuit unit that communicates with an extended function circuit unit provided in the unit, and a first system bus input / output circuit unit or an extended function control circuit unit are connected to a first signal line included in the system bus.
- a first switching unit that switches so that the extended function control circuit unit communicates with the extended function circuit unit included in the target unit when the extended function control circuit unit communicates with the first switching unit. And the first signal line are connected.
- the extended function unit in the configuration in which the extended function unit shares the same signal line with other components, even if the signal changes due to the influence of the external environment, the extended function unit and the other components transmit the signal. You can communicate without confusion.
- Configuration diagram of PLC system according to embodiment Configuration diagram when PLC system extended function settings are valid Configuration diagram when PLC system extended function setting is invalid
- the figure which serves for explanation about the change procedure of the change part The signal waveform of the system bus input / output circuit unit and the signal waveform of the extended function control circuit unit and the extended function circuit unit when the CPU unit and the extended function compatible target unit for which the extended function setting is effective communicate.
- FIG. 1 is a diagram showing a PLC system 1 in which a CPU unit 2 and a target unit 3 according to an embodiment of the present invention are connected via a system bus B.
- a system bus B In FIG. 1, three target units are connected to the system bus B, but the number is not limited to three.
- the target unit 3 includes an extended function compatible target unit 3a corresponding to the extended function and an extended function non-compatible target unit 3b not corresponding to the extended function.
- the configuration of the CPU unit 2 will be described.
- the CPU unit 2 is connected to the target unit 3 via the system bus B, and includes a system bus input / output circuit unit 11 as a first system bus input / output circuit unit for inputting and outputting signals, an extended function circuit unit, An extended function control circuit unit 12 that performs communication, and a switching unit 13 as a first switching unit that switches between the system bus input / output circuit unit 11 or the extended function control circuit unit 12 are provided.
- System bus B is composed of a plurality of signal lines.
- the signal lines B1 are included in the plurality of signal lines.
- the signal line B1 is used for communication performed between the CPU unit 2 and the target unit 3, and a signal indicating an execution state of communication such as an output enable signal and an input enable signal is transmitted.
- the extended function control circuit unit 12 communicates with the extended function circuit unit provided in the target unit 3.
- the extended function control circuit unit 12 performs communication with the extended function circuit unit provided in the target unit 3, the extended function control circuit unit 12 and the signal line B1 are connected to the switching unit 13. Connect.
- the extended function control circuit unit 12 when the extended function control circuit unit 12 is connected to the signal line B1, the extended function control circuit unit 12 transmits an input / output invalid signal that invalidates the input / output of the signal line B1 to the target unit 3 that does not include the extended function circuit unit.
- the extended function control circuit unit 12 when the extended function control circuit unit 12 does not communicate with the extended function circuit unit provided in the target unit 3, the extended function control circuit unit 12 connects the system bus input / output circuit unit 11 and the signal line B1 to the switching unit 13.
- the switching unit 13 performs switching so that the system bus input / output circuit unit 11 or the extended function control circuit unit 12 is connected to the signal line B1.
- the CPU unit 2 communicates with the extended function circuit unit provided in the target unit 3 in a configuration in which the extended function control circuit unit 12 shares the same signal line B1 as the system bus input / output circuit unit 11. Since either the system bus input / output circuit unit 11 or the extended function control circuit unit 12 is connected to the signal line B1 based on whether or not to perform the operation, even if the signal changes due to the influence of the external environment, the system bus The input / output circuit unit 11 and the extended function control circuit unit 12 can communicate without confusing signals.
- the CPU unit 2 transmits an input / output invalid signal to the target unit 3 that does not include the extended function circuit unit. Even if the signal changes due to the influence of the external environment, the system bus input / output circuit unit 11 is not affected.
- the target unit 3 is a signal input unit, a signal output unit, and a positioning unit. What is necessary is a system bus input / output circuit unit 21, an extended function circuit unit 22, and a switching unit 23, which will be described later.
- a target unit may be used.
- the target unit 3 includes an extended function compatible target unit 3a corresponding to the extended function and an extended function non-compatible target unit 3b not corresponding to the extended function.
- the extended function compatible target unit 3a includes a system bus input / output circuit unit 21 as a second system bus input / output circuit unit that inputs and outputs signals, an extended function circuit unit 22 that executes an extended function, and a system bus input And a switching unit 23 as a second switching unit that switches the output circuit unit 21 or the extended function circuit unit 22.
- the switching unit 23 performs switching so that the system bus input / output circuit unit 21 or the extended function circuit unit 22 is connected to the signal line B1.
- the extended function non-compatible target unit 3b includes a system bus input / output circuit unit 31 for inputting and outputting signals.
- the extended function non-compatible target unit 3b inputs and outputs from the extended function control circuit unit 12 of the CPU unit 2. Receive an invalid signal.
- FIG. 2 is a configuration diagram when the setting of the extended function is valid.
- FIG. 3 is a configuration diagram when the setting of the extended function is invalid.
- the extended function control circuit unit 12 starts reading the model information of the target unit 3 connected to the system bus B at the timing when the PLC system 1 is activated. Then, the extended function control circuit unit 12 recognizes all the target units 3 connected to the system bus B, sets the target unit 3 to the extended function compatible target unit 3a in which the extended function setting is valid, and sets the extended function. Is divided into an extended function compatible target unit 3a and an extended function non-compatible target unit 3b.
- the extended function control circuit unit 12 When the extended function control circuit unit 12 communicates with the extended function compatible target unit 3a in which the setting of the extended function is valid, the extended function control circuit unit 12 is connected to the switching unit 13 as shown in FIG. Are connected to the signal line B1. Further, the extended function control circuit unit 12 causes the switching unit 23 to connect the extended function circuit unit 22 of the extended function compatible target unit 3a and the signal line B1. Further, the extended function control circuit unit 12 transmits an input / output invalid signal for invalidating the input / output of the signal line B1 to the target unit 3b not supporting the extended function.
- the PLC system 1 includes the system bus input / output circuit unit 11, the system bus input / output circuit unit 21, and the system bus input / output circuit unit 31, and the newly added extended function control circuit unit 12 and extended function circuit unit 22.
- the PLC system 1 can secure the same reliability as before the function expansion even after the function expansion, and can perform a stable operation.
- the extended function control circuit unit 12 performs communication between the extended function compatible target unit 3a and the extended function non-compatible target unit 3b in which the setting of the extended function is invalid, as shown in FIG.
- the switching unit 13 connects the system bus input / output circuit unit 11 and the signal line B1.
- the extended function control circuit unit 12 connects the switching unit 23 to the system bus input / output circuit unit 21 of the extended function compatible target unit 3a and the signal line B1. Further, the extended function control circuit unit 12 transmits a release signal for canceling the invalidation of the input / output of the signal line B1 to the extended function non-corresponding target unit 3b.
- the extended function control circuit unit 12 uses a bus between the system bus input / output circuit unit 11.
- the signal line B1 is monitored via the system bus input / output circuit unit 11.
- the extended function control circuit unit 12 controls the switching unit 13 so that the extended function control circuit unit 12 is connected to the signal line B1, and the extended function circuit unit 22 is connected to the signal line B1.
- the switching unit 23 is controlled as described above.
- the PLC system 1 includes the system bus input / output circuit unit 11, the system bus input / output circuit unit 21, and the system bus input / output circuit unit 31, and the newly added extended function control circuit unit 12 and extended function circuit unit 22.
- the configuration sharing the same signal line B1 even if the signal changes due to the influence of the external environment, a signal is transmitted between the system bus input / output circuit unit 11, the system bus input / output circuit unit 21, and the system bus input / output circuit unit 31. You can communicate without confusion.
- the PLC system 1 can secure the same reliability as before the function expansion even after the function expansion, and can perform a stable operation.
- the extended function control circuit unit 12 monitors communication between the CPU unit 2 and the extended function compatible target unit 3a.
- the extended function control circuit unit 12 starts communication between the CPU unit 2 and the extended function compatible target unit 3a in which the extended function setting is valid, the communication is started and the signal line B1 is in a significant state.
- the switching unit 13 is connected to the extended function control circuit unit 12 of the CPU unit 2 and the signal line B1, and the switching unit 23 is connected to the extended function circuit unit 22 of the extended function compatible target unit 3a. Are connected to the signal line B1.
- One of the switching units 13 is grounded, the other is connected to or disconnected from the system bus input / output circuit unit 11, one is connected to the signal line B1, and the other is connected to the system bus. And a switching terminal 13b connected to the input / output circuit unit 11 or the extended function control circuit unit 12.
- the switching unit 13 is connected to the system bus input / output circuit unit 11 and the signal line B1 through a switching terminal 13b, and the ground terminal 13a is connected to the system bus input / output circuit unit 11.
- the connection state between the system bus input / output circuit unit 11 and the signal line B1 is maintained as shown in FIG.
- the ground terminal 13a is switched so that the system bus input / output circuit unit 11 is connected to the ground.
- the switching unit 13 switches the switching terminal 13b so that the extended function control circuit unit 12 and the signal line B1 are connected.
- the switching unit 13 switches the system bus input / output circuit unit 11 without releasing it.
- the switching procedure of the switching unit 23 is the same as that of the switching unit 13 described above.
- the extended function control circuit unit 12 confirms that the communication has ended.
- the switching unit 13 connects the system bus input / output circuit unit 11 of the CPU unit 2 and the signal line B1.
- the switching unit 13 is connected to the extended function control circuit unit 12 and the signal line B1 through the switching terminal 13b, and the ground terminal 13a is connected to the system bus input / output circuit unit 11.
- the switching terminal 13b is switched so that the system bus input / output circuit unit 11 and the signal line B1 are connected.
- the switching unit 13 switches the ground terminal 13a and the system bus input / output circuit unit 11 to a non-connected state.
- the switching unit 13 performs switching so that the signal state of the system bus input / output circuit unit 11 can be maintained when the system bus input / output circuit unit 11 and the signal line B1 are connected.
- the switching procedure of the switching unit 23 is the same as that of the switching unit 13 described above.
- FIG. 5A shows signal waveforms of the system bus input / output circuit unit 11 and the system bus input / output circuit unit 21 when the CPU unit 2 communicates with the extended function compatible target unit 3a in which the setting of the extended function is valid.
- FIG. T1 in FIG. 5A indicates the communication period of the CPU unit 2 and the extended function compatible target unit 3a in which the setting of the extended function is valid.
- T2 in FIG. 5A is an operation period of the switching unit 13 for switching from the system bus input / output circuit unit 11 to the extended function control circuit unit 12, and switching for switching from the system bus input / output circuit unit 21 to the extended function circuit unit 22 The period which totaled the operation period of the part 23 is shown.
- 5A indicates the operation period of the switching unit 13 for switching from the extended function control circuit unit 12 to the system bus input / output circuit unit 11, and the switching for switching from the extended function circuit unit 22 to the system bus input / output circuit unit 21.
- the period which totaled the operation period of the part 23 is shown.
- FIG. 5B is a diagram illustrating signal waveforms of the extended function control circuit unit 12 and the extended function circuit unit 22.
- T4 in FIG. 5B indicates the effective period of the extended function.
- the effective period of the extended function is a period from the elapse of T2 to the start of T3.
- the PLC system 1 is newly added between the system bus input / output circuit unit 11, the system bus input / output circuit unit 21, and the system bus input / output circuit unit 31 in a configuration in which the same signal line B1 is shared. Communication between the function control circuit unit 12 and the extended function circuit unit 22 can be achieved without confusion of signals.
- step S1 the PLC system 1 is activated.
- step S2 the extended function control circuit unit 12 starts reading the model information of all target units 3 connected to the system bus B by bus access.
- step S3 the extended function control circuit unit 12 determines whether the extended function of each target unit 3 is compatible or not based on the model information read in the process of step S2. That is, the extended function control circuit unit 12 determines whether the target unit 3 is the extended function compatible target unit 3a or the extended function non-compatible target unit 3b.
- step S4 the extended function control circuit unit 12 checks the extended function setting parameters set by the user based on the model information read in the step S2. In the extended function compatible target unit 3a, it is assumed that the extended function setting parameter is set based on whether the extended function is enabled or disabled before the PLC system 1 is activated by the user.
- step S5 the extended function control circuit unit 12 determines whether the setting of the extended function is valid as a result of the check in the step S4. If the setting of the extended function is valid (Yes), the process proceeds to step S6. If the setting of the extended function is not valid (No), that is, if the setting of the extended function is invalid, the process proceeds to step S11.
- step S6 the extended function control circuit unit 12 determines whether the target unit 3 is the extended function compatible target unit 3a as a result of the determination in the process of step S3. If it is the extended function compatible target unit 3a (Yes), the process proceeds to step S7, and if it is not the extended function compatible target unit 3a (No), that is, if it is the extended function non-compatible target unit 3b, the process proceeds to step S10. .
- step S7 the extended function control circuit unit 12 transmits parameter validity information to the extended function compatible target unit 3a in which the setting of the extended function is valid.
- step S8 the extended function control circuit unit 12 causes the switching unit 13 to connect the extended function control circuit unit 12 and the signal line B1.
- step S9 the extended function control circuit unit 12 transmits a signal via the signal line B1.
- step S10 the extended function control circuit unit 12 transmits an input / output invalid signal for invalidating the input / output of the signal line B1 to the target unit 3b that does not support the extended function.
- step S11 the extended function control circuit unit 12 connects the system bus input / output circuit unit 11 and the signal line B1 to the switching unit 13, and the extended function corresponding target unit 3a in which the setting of the extended function is invalid in the switching unit 23.
- the system bus input / output circuit unit 21 and the signal line B1 are connected to invalidate the setting of the extended function.
- the system bus input / output circuit unit 11, the extended function control circuit unit 12, the system bus input / output circuit unit 21, the extended function circuit unit 22, and the system bus input / output circuit unit 31 have the same signal line B1.
- the setting of the extended function is valid in the configuration sharing the network, communication using the extended function can be performed between the extended function control circuit unit 12 and the extended function circuit unit 22 using the signal line B1. it can.
- the system bus input / output circuit unit 11, the extended function control circuit unit 12, the system bus input / output circuit unit 21, the extended function circuit unit 22, and the system bus input / output circuit unit 31 have the same signal line B1. If the setting of the extended function is enabled in the configuration sharing the I / O, an input / output invalid signal for invalidating the input / output of the signal line B1 is transmitted to the target unit 3b that does not support the extended function. Even if the signal changes due to the influence, the system bus input / output circuit section 31 is not affected.
- the system bus input / output circuit unit 11, the extended function control circuit unit 12, the system bus input / output circuit unit 21, the extended function circuit unit 22, and the system bus input / output circuit unit 31 have the same signal line B1.
- the setting of the extended function is invalid in the configuration sharing the system bus I / O circuit unit 11, the system bus I / O circuit unit 21, and the system bus I / O circuit unit 31 using the signal line B1. Can communicate.
- the PLC system 1 allows the system to be reconstructed by replacing all the units used in the production facility and the production apparatus even when the signal lines constituting the system bus are not available in the function expansion. Therefore, it is possible to add only the part of the unit that affects the expansion of the function, and it is possible to reduce the cost and man-hour for updating the system.
- the configuration described in the above embodiment shows an example of the contents of the present invention, and can be combined with another known technique, and can be combined with other configurations without departing from the gist of the present invention. It is also possible to omit or change the part.
- 1 PLC system 2 CPU unit, 3 target unit, 3a extended function compatible target unit, 3b extended function non-compatible target unit, 11, 21, 31 system bus input / output circuit section, 12 extended function control circuit section, 13, 23 switching Part, 22 Extended function circuit part.
Abstract
Description
図1は、本発明の実施の形態にかかるCPUユニット2と、ターゲットユニット3がシステムバスBを介して接続されるPLCシステム1を示す図である。なお、図1では、3台のターゲットユニットがシステムバスBに接続されているが、3台に限られない。また、詳細は後述するが、ターゲットユニット3には、拡張機能に対応する拡張機能対応ターゲットユニット3aと、拡張機能に対応しない拡張機能非対応ターゲットユニット3bがある。
Claims (5)
- ターゲットユニットとシステムバスを介して接続されるCPUユニットにおいて、
前記CPUユニットは、
信号の入出力を行う第1システムバス入出力回路部と、
前記ターゲットユニットに備えられている拡張機能回路部と通信を行う拡張機能制御回路部と、
前記第1システムバス入出力回路部または前記拡張機能制御回路部が前記システムバスに含まれている第1信号線に接続されるように切り替える第1切替部と、を備え、
前記拡張機能制御回路部は、前記ターゲットユニットに備えられている前記拡張機能回路部との間で通信を行う場合、前記第1切替部に前記拡張機能制御回路部と前記第1信号線とを接続させることを特徴とするCPUユニット。 - 前記拡張機能制御回路部は、前記第1信号線に接続される場合、前記拡張機能回路部を備えないターゲットユニットに対して前記第1信号線の入出力無効信号を送信する請求項1に記載のCPUユニット。
- 前記拡張機能制御回路部は、前記ターゲットユニットに備えられている前記拡張機能回路部と通信を行わない場合、前記第1切替部に前記第1システムバス入出力回路部と前記第1信号線とを接続させることを特徴とする請求項1に記載のCPUユニット。
- 請求項1に記載のCPUユニットとシステムバスを介して接続されるターゲットユニットにおいて、
前記ターゲットユニットには、拡張機能に対応する拡張機能対応ターゲットユニットと、拡張機能に対応しない拡張機能非対応ターゲットユニットがあり、
前記拡張機能対応ターゲットユニットは、
信号の入出力を行う第2システムバス入出力回路部と、
拡張機能回路部と、
前記第2システムバス入出力回路部または前記拡張機能回路部と第1信号線とを接続する第2切替部と、を備えることを特徴とするターゲットユニット。 - 請求項1に記載のCPUユニットと、請求項4に記載のターゲットユニットがシステムバスを介して接続されることを特徴とするPLCシステム。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020167021982A KR101698303B1 (ko) | 2015-03-11 | 2015-03-11 | Cpu 유닛, 타겟 유닛 및 plc 시스템 |
JP2016507715A JP6026051B1 (ja) | 2015-03-11 | 2015-03-11 | Cpuユニット、ターゲットユニットおよびplcシステム |
PCT/JP2015/057197 WO2016143101A1 (ja) | 2015-03-11 | 2015-03-11 | Cpuユニット、ターゲットユニットおよびplcシステム |
CN201580009303.2A CN106164791A (zh) | 2015-03-11 | 2015-03-11 | Cpu单元、目标单元及plc系统 |
TW105106868A TWI598716B (zh) | 2015-03-11 | 2016-03-07 | Cpu單元、目標單元及plc系統 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2015/057197 WO2016143101A1 (ja) | 2015-03-11 | 2015-03-11 | Cpuユニット、ターゲットユニットおよびplcシステム |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016143101A1 true WO2016143101A1 (ja) | 2016-09-15 |
Family
ID=56878854
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2015/057197 WO2016143101A1 (ja) | 2015-03-11 | 2015-03-11 | Cpuユニット、ターゲットユニットおよびplcシステム |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP6026051B1 (ja) |
KR (1) | KR101698303B1 (ja) |
CN (1) | CN106164791A (ja) |
TW (1) | TWI598716B (ja) |
WO (1) | WO2016143101A1 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7219238B2 (ja) * | 2020-02-10 | 2023-02-07 | 矢崎総業株式会社 | 通信システム及び代行入出力ユニット |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05241622A (ja) * | 1992-03-02 | 1993-09-21 | Mitsubishi Electric Corp | プログラマブルコントローラ |
JP2006133924A (ja) * | 2004-11-04 | 2006-05-25 | Toshiba Corp | 制御装置 |
JP2011191875A (ja) * | 2010-03-12 | 2011-09-29 | Koyo Electronics Ind Co Ltd | Plcシステムにおける信号伝送制御方法および当該plcシステム |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0343804A (ja) * | 1989-07-11 | 1991-02-25 | Matsushita Electric Ind Co Ltd | シーケンス制御装置 |
JPH04373002A (ja) * | 1991-06-24 | 1992-12-25 | Toshiba Corp | プログラマブルコントローラ |
CN103246314A (zh) * | 2012-02-07 | 2013-08-14 | 鸿富锦精密工业(深圳)有限公司 | 具有扩展连接器的主板 |
CN103941633B (zh) * | 2014-04-29 | 2017-01-25 | 北京龙鼎源科技股份有限公司 | 可编程控制器冗余控制方法和系统 |
-
2015
- 2015-03-11 CN CN201580009303.2A patent/CN106164791A/zh active Pending
- 2015-03-11 WO PCT/JP2015/057197 patent/WO2016143101A1/ja active Application Filing
- 2015-03-11 JP JP2016507715A patent/JP6026051B1/ja not_active Expired - Fee Related
- 2015-03-11 KR KR1020167021982A patent/KR101698303B1/ko active IP Right Grant
-
2016
- 2016-03-07 TW TW105106868A patent/TWI598716B/zh not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05241622A (ja) * | 1992-03-02 | 1993-09-21 | Mitsubishi Electric Corp | プログラマブルコントローラ |
JP2006133924A (ja) * | 2004-11-04 | 2006-05-25 | Toshiba Corp | 制御装置 |
JP2011191875A (ja) * | 2010-03-12 | 2011-09-29 | Koyo Electronics Ind Co Ltd | Plcシステムにおける信号伝送制御方法および当該plcシステム |
Also Published As
Publication number | Publication date |
---|---|
JPWO2016143101A1 (ja) | 2017-04-27 |
TW201643572A (zh) | 2016-12-16 |
CN106164791A (zh) | 2016-11-23 |
KR20160120290A (ko) | 2016-10-17 |
TWI598716B (zh) | 2017-09-11 |
KR101698303B1 (ko) | 2017-01-19 |
JP6026051B1 (ja) | 2016-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4750182B2 (ja) | セキュリティ保護バス・サブスクライバのアドレス割付け | |
CN110320829B (zh) | 安全控制系统以及安全控制单元 | |
JP6747525B2 (ja) | セーフティシステムおよびセーフティコントローラ | |
WO2009144843A1 (ja) | 通信システム、試験装置、通信装置、通信方法および試験方法 | |
CN113728588B (zh) | 控制装置 | |
JP6026051B1 (ja) | Cpuユニット、ターゲットユニットおよびplcシステム | |
JP6477178B2 (ja) | Plc制御データ生成装置、plc制御データ生成方法、及び、plc制御データ生成プログラム | |
US20160357194A1 (en) | Method of controlling inverters | |
WO2016078357A1 (zh) | 主机、主机管理从机的方法及系统 | |
JP2019149723A (ja) | 通信装置、通信装置の制御方法 | |
JP2005277978A (ja) | 識別番号自動設定方法及び識別番号自動設定装置 | |
US8316168B2 (en) | Method and communications system for the configuration of a communications module containing a logic component | |
JP2010199836A (ja) | 無線ネットワーク構造 | |
US7246184B2 (en) | Method for configuring and/or operating an automation device | |
JP2016110548A (ja) | データ通信装置 | |
JP2020101995A (ja) | 制御システム、および制御装置 | |
US20050154809A1 (en) | Method for configuring and/or operating an automation device | |
JP6937626B2 (ja) | コントローラ装置、及び二重化システムの同期化方法 | |
JP2010003038A (ja) | シリアル接続内での各ユニットのid自動割付方式 | |
US20080126497A1 (en) | Controller Apparatus with Shared Expansion Connection and Method for the same | |
JP4759494B2 (ja) | シリアルデータ通信方式およびシリアルデータ通信装置 | |
JP2021086325A (ja) | シリアル通信方法及びシリアル通信システム | |
JP2014016907A (ja) | 通信システムおよびアドレス割当て方法 | |
KR20170106797A (ko) | 펌웨어 다중 다운로드가 가능한 plc 모듈과 이를 포함하는 plc 시스템 및 이를 이용한 plc 시스템의 펌웨어 다중 다운로드 방법 | |
KR101499516B1 (ko) | 복수의 제어기 리프로그래밍 방법 및 그 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2016507715 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20167021982 Country of ref document: KR Kind code of ref document: A |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15884592 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15884592 Country of ref document: EP Kind code of ref document: A1 |