WO2016110260A1 - 一种差分输出数字缓冲器及其控制方法 - Google Patents
一种差分输出数字缓冲器及其控制方法 Download PDFInfo
- Publication number
- WO2016110260A1 WO2016110260A1 PCT/CN2016/070337 CN2016070337W WO2016110260A1 WO 2016110260 A1 WO2016110260 A1 WO 2016110260A1 CN 2016070337 W CN2016070337 W CN 2016070337W WO 2016110260 A1 WO2016110260 A1 WO 2016110260A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch tube
- capacitor
- switch
- inductor
- control
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
Definitions
- the present invention relates to the field of digital buffer technologies, and in particular, to a differential output digital buffer and a control method thereof.
- a differential line is used to transmit the fully differential voltage signal, and there is a parasitic capacitance between the differential lines. Driving the parasitic capacitance consumes energy. The requirements are getting higher and higher, and this part of the power consumed needs to be considered for recycling.
- the object of the present invention is to overcome the technical problem that the parasitic capacitance in the conventional differential output digital buffer consumes more energy and consumes more power, and provides a differential output digital buffer capable of reducing power consumption and a control method thereof.
- a differential output digital buffer of the present invention includes a controller, an inductor L, a capacitor CL, a switch tube SW1, a switch tube SW2, a switch tube SW3, a switch tube SW4, and a switch tube SW5.
- the controller is used to detect the inductor L.
- the current passing through and the control switch tube SW1, the switch tube SW2, the switch tube SW3, the switch tube SW4 and the switch tube SW5 are turned on and off, the first conduction end of the switch tube SW3 and the first conduction end of the switch tube SW4,
- the first conductive end of the switch SW5 is electrically connected to the first end of the capacitor CL
- the second conductive end of the switch SW3 is electrically connected to one end of the inductor L
- the first conduction end of the switch tube SW2 is electrically connected to the second end of the capacitor CL
- the second conduction end of the switch tube SW4 and the second conduction end of the switch tube SW1 are electrically connected to the power source VDD
- the switch tube SW5 is electrically connected.
- the second conduction end and the second conduction end of the switch tube SW2 are grounded, the control end of the switch tube SW1, the control end of the switch tube SW2, the control end of the switch tube SW3, and the switch
- the control end of the tube SW4 and the control end of the switch tube SW5 are electrically connected to the controller, respectively, and the first end and the second end of the capacitor CL are two output ends of the differential output digital buffer.
- the input signal Din is input from the input of the controller.
- the differential output digital buffer operation is divided into four stages: T1, T2, T3 and T4.
- the device controls the switch tube SW1, the switch tube SW2, the switch tube SW3, the switch tube SW4, and the switch tube SW5 to operate.
- the first end of the capacitor CL is the DoutN output of the differential output digital buffer
- the second end of the capacitor CL is the DoutP output of the differential output digital buffer.
- the two detecting ends of the controller are respectively electrically connected to the first conducting end and the second conducting end of the switch tube SW3, and indirectly detecting each stage by detecting the voltage of the first conducting end of the switch tube SW3 and the voltage of the second conducting end The current in the inductor L.
- the T1 section When the input signal Din transitions from a low level to a high level, the T1 section is entered, the switch SW3 is turned on, the switch SW1, the switch SW2, the switch SW4, the switch SW5 are disconnected, and the reverse is stored in the capacitor CL.
- the charge is supplied to the inductor L via the switch SW3. Since the inductor L and the capacitor CL form a series resonant circuit, the current in the inductor L increases from 0 to the positive direction. When the peak value is reached, the charge between the two plates of the capacitor CL is 0, and then the inductor The current in L begins to decrease, and the positive charge between the two plates of the capacitor CL increases.
- the switch tube SW1 and the switch tube SW5 are turned on, the switch tube SW2, the switch tube SW3, and the switch tube SW4 are disconnected, the voltage of the first end of the capacitor CL is strengthened to 0 via the switch tube SW5, and the voltage of the second end of the capacitor CL is strengthened via the switch tube SW1.
- the DoutN output of the differential output digital buffer outputs a low level
- the D outP output of the differential output digital buffer outputs a high level.
- the process enters the T3 interval, the switch tube SW3 is turned on, the switch tube SW1, the switch tube SW2, the switch tube SW4, and the switch tube SW5 are turned off, and the positive charge on the capacitor CL is via
- the inductor L and the switch SW3 are freely oscillated by the LC to reach the reverse maximum charge.
- the current in the inductor CL increases from 0 to the maximum point and then returns to 0.
- the reverse charge between the two plates of the capacitor CL reaches a maximum value
- the voltage at the second end of the capacitor CL reaches a minimum value
- the voltage at the first end of the capacitor CL reaches a maximum value.
- the current in the inductor L returns to 0, which is the end point of the T3 interval, and is the starting point of the T4 interval.
- the switch tube SW2 and the switch tube SW4 are turned on, the switch tube SW1, the switch tube SW3, and the switch tube SW5 are disconnected, and the voltage of the second end of the capacitor CL is strengthened to 0 through the switch tube SW2, and the voltage of the first end of the capacitor CL is strengthened via the switch tube SW4.
- the DoutN output of the differential output digital buffer outputs a high level
- the DoutP output of the differential output digital buffer outputs a low level.
- the technical solution utilizes LC oscillation to drive the differential signal losslessly, which reduces the power consumption of the differential output digital buffer and achieves the purpose of efficiently transmitting the wired differential voltage signal.
- the controller comprises a current detector and a microprocessor, a control end of the switch tube SW1, a control end of the switch tube SW2, a control end of the switch tube SW3, a control end of the switch tube SW4, and a control end of the switch tube SW5.
- the two detecting ends of the current detector are electrically connected to the first conducting end and the second conducting end of the switch tube SW3, respectively, and the data output end of the current detector and the second of the microprocessor
- the input is electrically connected, and the first input of the microprocessor is the signal input of the differential output digital buffer.
- the current detector indirectly detects the current in the inductor L of each stage by detecting the voltage of the first conducting end of the switch tube SW3 and the voltage of the second conducting end, and the microprocessor according to the read input signal Din and the detecting data sent by the current detector
- the switching of the switch tube SW1, the switch tube SW2, the switch tube SW3, the switch tube SW4, and the switch tube SW5 is controlled.
- the differential output digital buffer further comprises a capacitor CN and a capacitor CP, one end of the capacitor CN being electrically connected to the first end of the capacitor CL, the other end of the capacitor CN being grounded, and the end of the capacitor CP being connected to the capacitor CL The second end is electrically connected, and the other end of the capacitor CP is grounded.
- a differential output digital buffer control method of the present invention includes the following steps:
- step S1 The controller reads the input signal Din and simultaneously detects the current in the inductor L.
- step S2 When the input signal Din transitions from a low level to a high level, step S2 is performed, when the input signal Din transitions from a high level to a low level.
- step S4 is performed;
- the controller controls the switch tube SW3 to be turned on, and the control switch tube SW1, the switch tube SW2, the switch tube SW4, and the switch tube SW are disconnected, the voltage of the first end of the capacitor CL is gradually decreased, and the voltage of the second end of the capacitor CL is gradually increased. , the current in the inductor L reaches the positive maximum value first, then returns to 0;
- step S3 When the current in the inductor L becomes 0, the controller controls the switch tube SW1 and the switch tube SW5 to be turned on, the control switch tube SW2, the switch tube SW3, and the switch tube SW4 are disconnected, and the voltage of the first end of the capacitor CL is strengthened. To 0, the voltage at the second end of the capacitor CL is boosted to VDD, and then jumps to step S1;
- the controller controls the switch tube SW3 to be turned on, and the control switch tube SW1, the switch tube SW2, the switch tube SW4, and the switch tube SW5 are disconnected, the voltage of the second end of the capacitor CL is gradually decreased, and the voltage of the first end of the capacitor CL is gradually increased. , the current in the inductor L reaches the reverse maximum first, then returns to 0;
- the controller comprises a current detector and a microprocessor
- the current detector detects the current in the inductor L
- the microprocessor controls the switch tube SW1 and the switch tube SW2 according to the read input signal Din and the detection data sent by the current detector.
- the switching tube SW3, the switching tube SW4, and the switching tube SW5 are turned on and off.
- the substantial effect of the present invention is that the LC signal is used to drive the differential signal losslessly, which reduces the power consumption of the differential output digital buffer and achieves the purpose of efficiently transmitting the wired differential voltage signal.
- FIG. 1 is a block diagram of a circuit principle connection of the present invention
- FIG. 2 is a timing chart of control signals for one duty cycle of the present invention.
- a differential output digital buffer of this embodiment includes a controller, an inductor L, a capacitor CL, a capacitor CN, a capacitor CP, a switch SW1, a switch SW2, a switch SW3, and a switch.
- One end of the capacitor CN is electrically connected to the first end of the capacitor CL, the other end of the capacitor CN is grounded, the second conducting end of the switch tube SW3 is electrically connected to one end of the inductor L, and the other end of the inductor L is connected to the first conducting end of the switch tube SW1,
- the first conduction end of the switch tube SW2, the end of the capacitor CP and the second end of the capacitor CL are electrically connected, the other end of the capacitor CP is grounded, the second conduction end of the switch tube SW4 and the second conduction end of the switch tube SW1 are both
- the power supply VDD is electrically connected, the second conduction end of the switch tube SW5 and the second conduction end of the switch tube SW2 are grounded, the control end of the switch
- the current detector 1 indirectly detects the current in the inductor L of each stage by detecting the voltage of the first conducting end of the switching tube SW3 and the voltage of the second conducting end, and the microprocessor 2 transmits the signal according to the read input signal Din and the current detector.
- the detection data controls the on/off of the switch tube SW1, the switch tube SW2, the switch tube SW3, the switch tube SW4, and the switch tube SW5.
- the input signal Din is input from the first input of the microprocessor 2.
- the differential output digital buffer operates as T1, T2, T3, and In four stages of T4, the microprocessor 2 controls the switch tube SW1, the switch tube SW2, the switch tube SW3, the switch tube SW4, and the switch tube SW5 to operate.
- the first end of the capacitor CL is the DoutN output of the differential output digital buffer
- the second end of the capacitor CL is the DoutP output of the differential output digital buffer.
- the T1 section When the input signal Din transitions from a low level to a high level, the T1 section is entered, the switch SW3 is turned on, the switch SW1, the switch SW2, the switch SW4, the switch SW5 are disconnected, and the reverse is stored in the capacitor CL.
- the charge is supplied to the inductor L via the switch SW3. Since the inductor L and the capacitor CL form a series resonant circuit, the current in the inductor L increases from 0 to the positive direction. When the peak value is reached, the charge between the two plates of the capacitor CL is 0, and then the inductor The current in L begins to decrease, and the positive charge between the two plates of the capacitor CL increases.
- the switch tube SW1 and the switch tube SW5 are turned on, the switch tube SW2, the switch tube SW3, and the switch tube SW4 are disconnected, the voltage of the first end of the capacitor CL is strengthened to 0 via the switch tube SW5, and the voltage of the second end of the capacitor CL is strengthened via the switch tube SW1.
- the DoutN output of the differential output digital buffer outputs a low level
- the DoutP output of the differential output digital buffer outputs a high level.
- the process enters the T3 interval, the switch tube SW3 is turned on, the switch tube SW1, the switch tube SW2, the switch tube SW4, and the switch tube SW5 are turned off, and the positive charge on the capacitor CL is via
- the inductor L and the switch SW3 are freely oscillated by the LC to reach the reverse maximum charge.
- the current in the inductor CL increases from 0 to the maximum point, and then returns to 0.
- the reverse charge between the two plates of the capacitor CL reaches a maximum value, the voltage at the second end of the capacitor CL reaches a minimum value, and the voltage at the first end of the capacitor CL reaches a maximum value.
- the current in the inductor L returns to 0, which is the end point of the T3 interval, and is the starting point of the T4 interval.
- the switch tube SW2 and the switch tube SW4 are turned on, the switch tube SW1, the switch tube SW3, and the switch tube SW5 are disconnected, and the voltage of the second end of the capacitor CL is strengthened to 0 through the switch tube SW2, and the voltage of the first end of the capacitor CL is strengthened via the switch tube SW4.
- the DoutN output of the differential output digital buffer outputs a high level
- the DoutP output of the differential output digital buffer outputs a low level.
- This scheme utilizes LC oscillation to drive differential signals losslessly, which reduces the power consumption of the differential output digital buffer and achieves the purpose of efficiently transmitting wired differential voltage signals.
- a differential output digital buffer control method of this embodiment is applicable to the above differential output digital buffer, and includes the following steps:
- step S1 The microprocessor reads the input signal Din and simultaneously reads the current in the inductor L detected by the current detector.
- step S2 When the input signal Din transitions from a low level to a high level, step S2 is performed, when the input signal Din is high.
- step S4 When the level jumps to a low level, step S4 is performed;
- the microprocessor controls the switch tube SW3 to be turned on, and the control switch tube SW1, the switch tube SW2, the switch tube SW4, and the switch tube SW5 are disconnected, the voltage at the first end of the capacitor CL is gradually decreased, and the voltage at the second end of the capacitor CL is gradually increased. Large, the current in the inductor L reaches the positive maximum first, then returns to 0;
- step S3 When the current in the inductor L becomes 0, the microprocessor controls the switch tube SW1 and the switch tube SW5 to be turned on, the control switch tube SW2, the switch tube SW3, and the switch tube SW4 are turned off, and the voltage at the first end of the capacitor CL is Strengthened to 0, the voltage at the second end of the capacitor CL is boosted to VDD, and then jumps to step S1;
- the microprocessor controls the switch tube SW3 to be turned on, and the control switch tube SW1, the switch tube SW2, the switch tube SW4, and the switch tube SW5 are disconnected, the voltage of the second end of the capacitor CL is gradually decreased, and the voltage of the first end of the capacitor CL is gradually increased. Large, the current in the inductor L reaches the reverse maximum first, then returns to 0;
Abstract
Description
Claims (5)
- 一种差分输出数字缓冲器,其特征在于:包括控制器、电感L、电容CL、开关管SW1、开关管SW2、开关管SW3、开关管SW4和开关管SW5,所述控制器用于检测电感L中通过的电流以及控制开关管SW1、开关管SW2、开关管SW3、开关管SW4和开关管SW5的通断,所述开关管SW3的第一导通端与开关管SW4的第一导通端、开关管SW5的第一导通端和电容CL的第一端电连接,开关管SW3的第二导通端与电感L一端电连接,电感L另一端与开关管SW1的第一导通端、开关管SW2的第一导通端和电容CL的第二端电连接,开关管SW4的第二导通端和开关管SW1的第二导通端都与电源VDD电连接,开关管SW5的第二导通端和开关管SW2的第二导通端都接地,开关管SW1的控制端、开关管SW2的控制端、开关管SW3的控制端、开关管SW4的控制端和开关管SW5的控制端分别与控制器电连接,所述电容CL的第一端和第二端为差分输出数字缓冲器的两个输出端。
- 根据权利要求1所述的差分输出数字缓冲器,其特征在于:所述控制器包括电流探测器(1)和微处理器(2),开关管SW1的控制端、开关管SW2的控制端、开关管SW3的控制端、开关管SW4的控制端和开关管SW5的控制端分别与微处理器(2)电连接,电流探测器(1)的两个检测端分别与开关管SW3的第一导通端和第二导通端电连接,电流探测器(1)的数据输出端与微处理器(2)的第二输入端电连接,微处理器(2)的第一输入端为差分输出数字缓冲器的信号输入端。
- 根据权利要求1或2所述的差分输出数字缓冲器,其特征在于:还包括电容CN和电容CP,所述电容CN一端与电容CL的第一端电连接,电容CN另一端接地,所述电容CP一端与电容CL的第二端电连接,电容CP另一端接地。
- 一种根据权利要求1所述的差分输出数字缓冲器的控制方法,其特征 在于,包括以下步骤:S1:控制器读取输入信号Din,同时检测电感L中的电流,当输入信号Din由低电平跳变至高电平时,则执行步骤S2,当输入信号Din由高电平跳变至低电平时,则执行步骤S4;S2:控制器控制开关管SW3导通,控制开关管SW1、开关管SW2、开关管SW4、开关管SW5断开,电容CL第一端的电压逐渐减小,电容CL第二端的电压逐渐增大,电感L中的电流先达到正向最大值,然后回到0;S3:当电感L中的电流变为0时,控制器控制开关管SW1、开关管SW5导通,控制开关管SW2、开关管SW3、开关管SW4断开,电容CL第一端的电压被加强到0,电容CL第二端的电压被加强到VDD,接着跳转至步骤S1;S4:控制器控制开关管SW3导通,控制开关管SW1、开关管SW2、开关管SW4、开关管SW5断开,电容CL第二端的电压逐渐减小,电容CL第一端的电压逐渐增大,电感L中的电流先达到反向最大值,然后回到0;S5:当电感L中的电流变为0时,控制器控制开关管SW2、开关管SW4导通,控制开关管SW1、开关管SW3、开关管SW5断开,电容CL第二端的电压被加强到0,电容CL第一端的电压被加强到VDD,接着跳转至步骤S1。
- 根据权利要求4所述的差分输出数字缓冲器控制方法,其特征在于:所述控制器包括电流探测器(1)和微处理器(2),电流探测器(1)检测电感L中的电流,微处理器(2)根据读取的输入信号Din和电流探测器发送的检测数据控制开关管SW1、开关管SW2、开关管SW3、开关管SW4和开关管SW5的通断。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510010584.5 | 2015-01-09 | ||
CN201510010584.5A CN104852724B (zh) | 2015-01-09 | 2015-01-09 | 一种差分输出数字缓冲器及其控制方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016110260A1 true WO2016110260A1 (zh) | 2016-07-14 |
Family
ID=53852108
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/070337 WO2016110260A1 (zh) | 2015-01-09 | 2016-01-07 | 一种差分输出数字缓冲器及其控制方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN104852724B (zh) |
WO (1) | WO2016110260A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104852724B (zh) * | 2015-01-09 | 2018-04-06 | 杭州硅星科技有限公司 | 一种差分输出数字缓冲器及其控制方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01303757A (ja) * | 1988-06-01 | 1989-12-07 | Hitachi Ltd | 容量性インピーダンスを持つ素子の駆動回路 |
CN101420223A (zh) * | 2007-10-23 | 2009-04-29 | 三星电子株式会社 | 差分发送器 |
CN103283148A (zh) * | 2010-12-28 | 2013-09-04 | 德克萨斯仪器股份有限公司 | 具有预加重的电压模式驱动器 |
CN204465502U (zh) * | 2015-01-09 | 2015-07-08 | 杭州硅星科技有限公司 | 一种差分输出数字缓冲器 |
CN104852724A (zh) * | 2015-01-09 | 2015-08-19 | 杭州硅星科技有限公司 | 一种差分输出数字缓冲器及其控制方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101471646B (zh) * | 2007-12-29 | 2011-12-28 | 上海华虹集成电路有限责任公司 | 一种用于检测和控制信号斜率的电路及方法 |
CN102332755A (zh) * | 2011-07-22 | 2012-01-25 | 杭州硅星科技有限公司 | 低压驱动电容负载的能量回收电路及其驱动方法 |
CN103259404B (zh) * | 2012-02-16 | 2015-07-29 | 炬芯(珠海)科技有限公司 | 一种同步直流转换器的控制电路 |
-
2015
- 2015-01-09 CN CN201510010584.5A patent/CN104852724B/zh active Active
-
2016
- 2016-01-07 WO PCT/CN2016/070337 patent/WO2016110260A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01303757A (ja) * | 1988-06-01 | 1989-12-07 | Hitachi Ltd | 容量性インピーダンスを持つ素子の駆動回路 |
CN101420223A (zh) * | 2007-10-23 | 2009-04-29 | 三星电子株式会社 | 差分发送器 |
CN103283148A (zh) * | 2010-12-28 | 2013-09-04 | 德克萨斯仪器股份有限公司 | 具有预加重的电压模式驱动器 |
CN204465502U (zh) * | 2015-01-09 | 2015-07-08 | 杭州硅星科技有限公司 | 一种差分输出数字缓冲器 |
CN104852724A (zh) * | 2015-01-09 | 2015-08-19 | 杭州硅星科技有限公司 | 一种差分输出数字缓冲器及其控制方法 |
Also Published As
Publication number | Publication date |
---|---|
CN104852724A (zh) | 2015-08-19 |
CN104852724B (zh) | 2018-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9300210B1 (en) | Resonant rectified discontinuous switching regulator | |
WO2016019908A1 (zh) | 一种快速启动数字输出缓冲器及其控制方法 | |
JP2018506955A (ja) | 有限ステートマシン制御によるマルチレベルスイッチングレギュレータ回路および方法 | |
WO2015079722A1 (ja) | 電源装置及び電気機器 | |
US8294494B2 (en) | Triangular-wave generating circuit synchronized with an external circuit | |
TWI487261B (zh) | 電子系統、電壓轉換電路及其電壓轉換方法 | |
US9754740B2 (en) | Switching control circuit and switching power-supply device | |
WO2014032415A1 (zh) | 功率开关管的驱动方法和装置 | |
TWI431907B (zh) | 停滯時間之控制方法以及具有自調停滯時間之控制器 | |
CN105304051A (zh) | 液晶显示器及其驱动方法 | |
WO2016110260A1 (zh) | 一种差分输出数字缓冲器及其控制方法 | |
US7477048B2 (en) | Boosting switching regulator | |
US10784786B2 (en) | PSFB converter and methods for controlling a PSFB converter | |
CN107666304A (zh) | 发送装置和收发系统 | |
US7501738B2 (en) | Piezoelectric transducer drive circuit and cold cathode tube lighting device having the same | |
CN102520632A (zh) | 检测音频信号的方法、电路和音频产品 | |
US20130301303A1 (en) | Power controllers and control methods | |
CN113937982A (zh) | 自举电容充电的开关电源电路、方法、装置、设备与介质 | |
US8476939B1 (en) | Switching power supply gate driver | |
US20150070100A1 (en) | Semiconductor integrated circuit and oscillation system | |
CN204465502U (zh) | 一种差分输出数字缓冲器 | |
KR102246937B1 (ko) | Dc-dc 컨버터, dc-dc 컨버터를 포함한 전원 공급 장치 및 그 전원 공급 방법 | |
US20090134922A1 (en) | Start-up circuit for bias circuit | |
CN112398210B (zh) | 具有电流平衡的双电源供应系统及双电源平衡控制器 | |
CN219555194U (zh) | 一种智能led驱动电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16734920 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16734920 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 28.11.2017) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16734920 Country of ref document: EP Kind code of ref document: A1 |