WO2016061808A1 - 薄膜晶体管 - Google Patents

薄膜晶体管 Download PDF

Info

Publication number
WO2016061808A1
WO2016061808A1 PCT/CN2014/089425 CN2014089425W WO2016061808A1 WO 2016061808 A1 WO2016061808 A1 WO 2016061808A1 CN 2014089425 W CN2014089425 W CN 2014089425W WO 2016061808 A1 WO2016061808 A1 WO 2016061808A1
Authority
WO
WIPO (PCT)
Prior art keywords
segment
channel
thin film
film transistor
drain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2014/089425
Other languages
English (en)
French (fr)
Inventor
衣志光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to US14/411,065 priority Critical patent/US9588392B2/en
Priority to RU2017113550A priority patent/RU2672979C2/ru
Priority to KR1020177011412A priority patent/KR101962554B1/ko
Priority to GB1702975.2A priority patent/GB2543999B/en
Priority to JP2017506742A priority patent/JP6383486B2/ja
Publication of WO2016061808A1 publication Critical patent/WO2016061808A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0316—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral bottom-gate TFTs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device

Definitions

  • the present invention relates to a thin film transistor device in a liquid crystal device.
  • the thin film transistor includes a gate (not shown), a source 20 and a drain 40.
  • the source 20 and The drains 40 are juxtaposed above the gate, and the edges of the source 20 and the drain 40 opposite to each other are parallel to each other, that is, a straight channel 60 is formed between the source 20 and the drain 40.
  • the channel 60 is a semi-permeable membrane structure, the source 20 and the drain 40 regions are completely opaque, the channel 60 is semi-transmissive, and the channel 60 includes a channel width. W and channel length L. The light is incident from both sides of the channel.
  • the channel width of the channel 60 at this time. W becomes smaller, affecting the charging rate of the thin film transistor. In severe cases, the channel 60 is broken, that is, the channel width W is 0, thus forming an open circuit, which causes the thin film transistor to be scrapped.
  • the technical problem to be solved by the present invention is to provide a thin film transistor which can improve the channel width when the exposure process is completed, ensure the charging rate of the thin film transistor, and improve the quality thereof.
  • the present invention provides a thin film transistor including a gate, a source and a drain, the source and the drain
  • the poles are juxtaposed above the gate
  • the source includes a first side
  • the drain includes a second side
  • the first side is disposed opposite to the second side
  • the first side and the Forming a channel between the second sides, the first side and the second side are both non-linear, and the channel is along the extending direction of the first side and the second side
  • the size is the width of the channel, and in the width direction of the channel, the channel is gradually narrowed and narrowed from the middle to the both ends.
  • the first side includes a first segment, a second segment, and a third segment that are sequentially connected, and the first segment and the third segment are symmetrically disposed on both sides of the second segment, the first The segment includes a connection end coupled to the second segment and a free end remote from the second segment, the first segment being progressively closer to the second edge from the connection end to the free end.
  • the second side has the same shape as the first side.
  • first segment and the third segment are linear, and an angle between the first segment and the second segment and between the third segment and the second segment The angles are all obtuse angles.
  • first segment and the third segment are both curved, and a smooth transition is between the first segment and the second segment and between the third segment and the second segment .
  • a channel length of a middle portion of the channel is 4.5 um, and a channel length at both ends of the channel is greater than 2.5 um and less than 4.5 um.
  • the present invention modifies the opposite sides of the source and the drain, that is, the first side and the second side are both non-linear such that the channel is in the width direction of the channel It gradually shrinks and narrows from the middle to the both ends.
  • the design of the narrowing of both ends of the channel is narrowed so that the light energy received at both ends of the channel of the thin film transistor is equivalent to the light energy received at the intermediate position, that is, the portions of the channel of the thin film transistor can be made transparent. The degree is consistent and the quality of the thin film transistor is improved.
  • FIG. 1 is a schematic view of a source and a drain of a thin film transistor in the prior art.
  • FIG. 2 is a schematic view showing the state of the thin film transistor of the prior art shown in FIG.
  • FIG. 3 is a schematic diagram of a thin film transistor provided by an embodiment of the present invention.
  • FIG. 4 is another schematic diagram of a thin film transistor provided by an embodiment of the present invention.
  • the present invention provides a thin film transistor 100 including a gate 10, a source 30 and a drain 50.
  • the source 30 and the drain 50 are juxtaposed on the gate 10.
  • the gate 10 is disposed on a substrate (not shown).
  • the substrate is a glass substrate, which may be made of other materials, and may be a flexible substrate or a non-flexible substrate.
  • the material of the gate electrode 10 includes, for example, molybdenum (Mo) or aluminum (Al), and the material thereof may be other metals or metal compounds or a combination of layers.
  • the source 30 includes a first side 32
  • the drain 50 includes a second side 52.
  • the first side 32 is disposed opposite the second side 52
  • a channel 70 is formed between 52
  • the first side 32 and the second side 52 are both non-linear, and the channel 70 extends along the first side 32 and the second side 52.
  • the dimension in the direction is the width of the channel 70, that is, the dimension denoted W in FIG. 3, and in the width direction of the channel 70, the channel 70 is gradually contracted and narrowed from the center to the both ends.
  • the present invention modifies the opposite sides of the source 30 and the drain 50 (i.e., the first side 32 and the second side 52), that is, the first side 32 and the second side 52 are both non-linear.
  • the channel 70 is gradually contracted and narrowed from the center to the both ends.
  • the design of the narrowing of both ends of the channel 70 is such that the light energy received at both ends of the channel 70 of the thin film transistor is equivalent to the light energy received at the intermediate position, that is, each of the thin film transistor channels 70 can be made. Part of the transmittance is uniform, improving the quality of the thin film transistor.
  • the first side 32 and the second side 52 are both in a non-linear design.
  • the first side 32 and the second side 52 may be designed to be composed of a plurality of line segments, or the first side 32 and the second side 52 may be designed to be curved, or the first side 32 and the second side 52 may be designed as It consists of straight lines and curved lines.
  • the present invention does not limit the specific shape of the first side 32 and the second side 52 as long as the first side 32 and the second side 52 are both non-linear, and the channel 70 is from the middle to the second side.
  • the end taper is narrowed, that is, the portions of the thin film transistor channel 70 can be made uniform and light, and the quality of the thin film transistor can be improved.
  • the first side 32 includes a first segment 322, a second segment 324, and a third segment 326 that are sequentially connected, and the first segment 322 and the third segment 326 are symmetrically disposed.
  • the first section 322 includes a connecting end connected to the second section 324 and a free end remote from the second section 324, the first section 322 from the The connecting end to the free end gradually approaches the second side 52. That is, at the position of the free end, the distance between the first side 32 and the second side 52 is the smallest.
  • the second side 52 has the same shape as the first side 32.
  • the second side 52 is symmetrically distributed with the first side 32 on both sides of the channel 70.
  • the second segment 324 is linear.
  • first segment 322 and the third segment 326 are both linear, and the angle between the first segment 322 and the second segment 324 and the third segment 326 The angle between the second segment 324 and the second segment 324 is an obtuse angle.
  • first segment 322 and the third segment 326 are both curved, and the first segment 322 and the second segment 324 and the third segment 326 are There is a smooth transition between the second paragraph 324.
  • the length of the channel 70 in the middle portion of the channel 70 is 4.5 um, and the length of the channel 70 at both ends of the channel 70 is greater than 2.5 um and less than 4.5 um.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Liquid Crystal (AREA)

Abstract

一种薄膜晶体管（100），包括栅极（10）、源极（30）和漏极（50），源极和漏极并列设置在栅极的上方，源极包括第一边（32），漏极包括第二边（52），第一边与第二边相对设置，第一边和第二边之间形成沟道（70）。第一边与第二边均呈非直线状，沟道之沿着第一边和第二边的延伸的方向上的尺寸为沟道的宽度，在沟道的宽度方向上，沟道由中间向两端渐收缩变窄。由此能够使得薄膜晶体管沟道的各部分透光率一致，提高薄膜晶体管的品质。

Description

薄膜晶体管
本发明要求2014年10月20日递交的发明名称为“薄膜晶体管”的申请号201410558127.5的在先申请优先权，上述在先申请的内容以引入的方式并入本文本中。
技术领域
本发明涉及液晶装置中的薄膜晶体管元件。
背景技术
目前大尺寸TFT-LCD中薄膜晶体管的源极和漏极是平行正对的设计，薄膜晶体管包括栅极(未图示)、源极20和漏极40，请参阅图1，源极20和漏极40并列设于栅极的上方，且源极20和漏极40彼此相对的边缘相互平行，也就是说源极20和漏极40之间形成直形的沟道60。源极20和漏极40之间有沟道60为半透膜结构，源极20和漏极40区域均是完全不透光的，沟道60处半透光，沟道60包括沟道宽度W和沟道长度L。光是从沟道的两侧照入，由于沟道两端受光面积大于中间，在曝光后，导致两端的光阻被曝开，形成弧状，请参阅图2，此时沟道60的沟道宽度W变小了，影响了薄膜晶体管的充电率，严重时，沟道60会被打穿，也就是沟道宽度W为0，这样就形成了开路，使得薄膜晶体管报废。
发明内容
本发明所要解决的技术问题在于提供一种薄膜晶体管，在曝光过程中，能够改善沟道宽度变小的情况，保证薄膜晶体管的充电率，提高其品质。
为了实现上述目的，本发明实施方式提供如下技术方案：
本发明供了一种薄膜晶体管，包括栅极、源极和漏极，所述源极和所述漏 极并列设置在所述栅极的上方，所述源极包括第一边，所述漏极包括第二边，所述第一边与所述第二边相对设置，所述第一边和所述第二边之间形成沟道，所述第一边与所述第二边均呈非直线状，所述沟道之沿着所述第一边和所述第二边的延伸的方向上的尺寸为所述沟道的宽度，在所述沟道的宽度方向上，所述沟道由中间向两端渐收缩变窄。
其中，所述第一边包括依次连接的第一段、第二段和第三段，所述第一段和所述第三段对称设置在所述第二段的两侧，所述第一段包括连接于所述第二段的连接端和远离所述第二段的自由端，所述第一段从所述连接端到所述自由端逐渐靠近所述第二边。
其中，所述第二边与所述第一边的形状相同。
其中，所述第二段呈直线状。
其中，所述第一段和所述第三段均呈直线状，且所述第一段与所述第二段之间的夹角及所述第三段与所述第二段之间的夹角均为钝角。
其中，所述第一段和所述第三段均呈弧形，且所述第一段与所述第二段之间及所述第三段与所述第二段之间均呈圆滑过渡。
其中，所述沟道之中间部分的沟道长度为4.5um，所述沟道之两端的沟道长度大于2.5um且小于4.5um。
本发明通过将源极和漏极之相对的边做修改，即所述第一边与所述第二边均呈非直线状，这样使得在所述沟道的宽度方向上，所述沟道由中间向两端渐收缩变窄。在曝光的过程中，沟道的两端收缩变窄的设计使得薄膜晶体管之沟道两端处所接受的光能量与中间位置接受的光能量相当，即能够使得薄膜晶体管沟道的各部分透光度一致，提高薄膜晶体管的品质。
附图说明
为了更清楚地说明本发明的技术方案，下面将对实施方式中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施 方式，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以如这些附图获得其他的附图。
图1是现有技术中的薄膜晶体管的源极和漏极的示意图。
图2是图1所示的现有技术中的薄膜晶体管在曝光后的情况示意图。
图3是本发明一种实施方式提供的薄膜晶体管的示意图。
图4是本发明一种实施方式提供的薄膜晶体管的另一示意图。
具体实施方式
下面将结合本发明实施方式中的附图，对本发明实施方式中的技术方案进行清楚、完整地描述。
请参阅图3和图4，本发明供了一种薄膜晶体管100，包括栅极10、源极30和漏极50，所述源极30和所述漏极50并列设置在所述栅极10的上方。在本实施例中，栅极10设置于一基板(未图示)上。基板为玻璃基板，其亦可由其他材质制成，并可为一可挠性基板或一非可挠性基板。栅极10的材质例如包含钼(Mo)或铝(Al)，其材质亦可为其他金属或金属化合物或多层组合。
所述源极30包括第一边32，所述漏极50包括第二边52，所述第一边32与所述第二边52相对设置，所述第一边32和所述第二边52之间形成沟道70，所述第一边32与所述第二边52均呈非直线状，所述沟道70之沿着所述第一边32和所述第二边52的延伸的方向上的尺寸为所述沟道70的宽度，即图3中标注为W的尺寸，在所述沟道70的宽度方向上，所述沟道70由中间向两端渐收缩变窄。
本发明通过将源极30和漏极50之相对的边(即第一边32和第二边52)做修改，即所述第一边32与所述第二边52均呈非直线状，这样使得在所述沟道70的宽度方向上，所述沟道70由中间向两端渐收缩变窄。在曝光的过程中，沟道70的两端收缩变窄的设计使得薄膜晶体管之沟道70两端处所接受的光能量与中间位置接受的光能量相当，即能够使得薄膜晶体管沟道70的各部分透光度一致，提高薄膜晶体管的品质。
所述第一边32与所述第二边52均呈非直线状的设计，具体的实施方式中， 可以将第一边32及第二边52设计为由多条线段组成，也可以将第一边32及第二边52设计呈弧形，或者可以将第一边32及第二边52设计为由直线段和弧形线组成。本发明不限制第一边32和第二边52的具体的形状，只要能满足所述第一边32与所述第二边52均呈非直线状，且所述沟道70由中间向两端渐收缩变窄，即能实现使得薄膜晶体管沟道70的各部分透光充一致，提高薄膜晶体管的品质。
具体而言，如图4所示，所述第一边32包括依次连接的第一段322、第二段324和第三段326，所述第一段322和所述第三段326对称设置在所述第二段324的两侧，所述第一段322包括连接于所述第二段324的连接端和远离所述第二段324的自由端，所述第一段322从所述连接端到所述自由端逐渐靠近所述第二边52。也就是说，在所述自由端的位置处，第一边32和第二边52之间的距离最小。
本实施方式中，所述第二边52与所述第一边32的形状相同。所述第二边52与所述第一边32对称分布在沟道70的两侧。
本实施方式中，所述第二段324呈直线状。
一种实施方式中，所述第一段322和所述第三段326均呈直线状，且所述第一段322与所述第二段324之间的夹角及所述第三段326与所述第二段324之间的夹角均为钝角。
另一种实施方式中，所述第一段322和所述第三段326均呈弧形，且所述第一段322与所述第二段324之间及所述第三段326与所述第二段324之间均呈圆滑过渡。
具体而言，所述沟道70之中间部分的沟道70长度为4.5um，所述沟道70之两端的沟道70长度大于2.5um且小于4.5um。
以上所述是本发明的优选实施方式，应当指出，对于本技术领域的普通技术人员来说，在不脱离本发明原理的前提下，还可以做出若干改进和润饰，这些改进和润饰也视为本发明的保护范围。

Claims (12)

  1. 一种薄膜晶体管，包括栅极、源极和漏极，所述源极和所述漏极并列设置在所述栅极的上方，所述源极包括第一边，所述漏极包括第二边，所述第一边与所述第二边相对设置，所述第一边和所述第二边之间形成沟道，其特征在于，所述第一边与所述第二边均呈非直线状，所述沟道之沿着所述第一边和所述第二边的延伸的方向上的尺寸为所述沟道的宽度，在所述沟道的宽度方向上，所述沟道由中间向两端渐收缩变窄。
  2. 如权利要求1所述的薄膜晶体管，其特征在于，所述第一边包括依次连接的第一段、第二段和第三段，所述第一段和所述第三段对称设置在所述第二段的两侧，所述第一段包括连接于所述第二段的连接端和远离所述第二段的自由端，所述第一段从所述连接端到所述自由端逐渐靠近所述第二边。
  3. 如权利要求2所述的薄膜晶体管，其特征在于，所述第二边与所述第一边的形状相同。
  4. 如权利要求3所述的薄膜晶体管，其特征在于，所述第二段呈直线状。
  5. 如权利要求3所述的薄膜晶体管，其特征在于，所述第一段和所述第三段均呈直线状，且所述第一段与所述第二段之间的夹角及所述第三段与所述第二段之间的夹角均为钝角。
  6. 如权利要求3所述的薄膜晶体管，其特征在于，所述第一段和所述第三段均呈弧形，且所述第一段与所述第二段之间及所述第三段与所述第二段之间均呈圆滑过渡。
  7. 如权利要求1所述的薄膜晶体管，其特征在于，所述沟道之中间部分的沟道长度为4.5um，所述沟道之两端的沟道长度大于2.5um且小于4.5um。
  8. 一种薄膜晶体管，包括栅极、源极和漏极，所述源极和所述漏极并列设置在所述栅极的上方，所述源极包括第一边，所述漏极包括第二边，所述第一边与所述第二边相对设置，所述第一边和所述第二边之间形成沟道，其特征在于，
    所述第一边与所述第二边均呈非直线状，所述沟道之沿着所述第一边和所述第二边的延伸的方向上的尺寸为所述沟道的宽度，在所述沟道的宽度方向 上，所述沟道由中间向两端渐收缩变窄；
    所述第一边包括依次连接的第一段、第二段和第三段，所述第一段和所述第三段对称设置在所述第二段的两侧，所述第一段包括连接于所述第二段的连接端和远离所述第二段的自由端，所述第一段从所述连接端到所述自由端逐渐靠近所述第二边；
    所述沟道之中间部分的沟道长度为4.5um，所述沟道之两端的沟道长度大于2.5um且小于4.5um。
  9. 如权利要求8所述的薄膜晶体管，其特征在于，所述第二边与所述第一边的形状相同。
  10. 如权利要求9所述的薄膜晶体管，其特征在于，所述第二段呈直线状。
  11. 如权利要求9所述的薄膜晶体管，其特征在于，所述第一段和所述第三段均呈直线状，且所述第一段与所述第二段之间的夹角及所述第三段与所述第二段之间的夹角均为钝角。
  12. 如权利要求9所述的薄膜晶体管，其特征在于，所述第一段和所述第三段均呈弧形，且所述第一段与所述第二段之间及所述第三段与所述第二段之间均呈圆滑过渡。
PCT/CN2014/089425 2014-10-20 2014-10-24 薄膜晶体管 Ceased WO2016061808A1 (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US14/411,065 US9588392B2 (en) 2014-10-20 2014-10-24 Thin-film transistor
RU2017113550A RU2672979C2 (ru) 2014-10-20 2014-10-24 Тонкопленочный транзистор
KR1020177011412A KR101962554B1 (ko) 2014-10-20 2014-10-24 박막 트랜지스터
GB1702975.2A GB2543999B (en) 2014-10-20 2014-10-24 Thin film transistor
JP2017506742A JP6383486B2 (ja) 2014-10-20 2014-10-24 薄膜トランジスタ

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410558127.5A CN104409509A (zh) 2014-10-20 2014-10-20 薄膜晶体管
CN201410558127.5 2014-10-20

Publications (1)

Publication Number Publication Date
WO2016061808A1 true WO2016061808A1 (zh) 2016-04-28

Family

ID=52647124

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/089425 Ceased WO2016061808A1 (zh) 2014-10-20 2014-10-24 薄膜晶体管

Country Status (7)

Country Link
US (1) US9588392B2 (zh)
JP (1) JP6383486B2 (zh)
KR (1) KR101962554B1 (zh)
CN (1) CN104409509A (zh)
GB (2) GB2543999B (zh)
RU (1) RU2672979C2 (zh)
WO (1) WO2016061808A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111433917A (zh) * 2017-12-23 2020-07-17 深圳市柔宇科技有限公司 薄膜晶体管、阵列基板及显示屏

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612565A (en) * 1993-12-08 1997-03-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having channel boundary with uneven shape
JPH10270699A (ja) * 1997-03-26 1998-10-09 Seiko Epson Corp 薄膜トランジスタ及びそれを用いた液晶表示装置及びｃｍｏｓ回路
CN1584718A (zh) * 2003-08-21 2005-02-23 Nec液晶技术株式会社 包括用于减少泄漏电流的tft的lcd设备

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002203970A (ja) * 2000-12-28 2002-07-19 Matsushita Electric Ind Co Ltd 薄膜トランジスタ及びそれを用いた液晶表示装置
JP4628040B2 (ja) * 2004-08-20 2011-02-09 株式会社半導体エネルギー研究所 半導体素子を備えた表示装置の製造方法
TWI330406B (en) * 2006-12-29 2010-09-11 Au Optronics Corp A method for manufacturing a thin film transistor
TWI605509B (zh) * 2007-09-03 2017-11-11 半導體能源研究所股份有限公司 薄膜電晶體和顯示裝置的製造方法
JP2009130229A (ja) * 2007-11-27 2009-06-11 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
JP5496500B2 (ja) * 2007-12-18 2014-05-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
US7910929B2 (en) * 2007-12-18 2011-03-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7998801B2 (en) * 2008-04-25 2011-08-16 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of thin film transistor having altered semiconductor layer
US7982247B2 (en) * 2008-08-19 2011-07-19 Freescale Semiconductor, Inc. Transistor with gain variation compensation
US8227278B2 (en) * 2008-09-05 2012-07-24 Semiconductor Energy Laboratory Co., Ltd. Methods for manufacturing thin film transistor and display device
US9312156B2 (en) * 2009-03-27 2016-04-12 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor
JP5742099B2 (ja) * 2010-02-19 2015-07-01 セイコーエプソン株式会社 半導体装置、半導体装置の製造方法、及び電子機器
JP4918172B1 (ja) * 2011-09-07 2012-04-18 英郎 川野 アクティブ・マトリクス型表示装置
JP6009182B2 (ja) * 2012-03-13 2016-10-19 株式会社半導体エネルギー研究所 半導体装置
CN102655175B (zh) * 2012-04-06 2014-07-02 京东方科技集团股份有限公司 Tft、阵列基板及显示装置、制备该tft的掩模板

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5612565A (en) * 1993-12-08 1997-03-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having channel boundary with uneven shape
JPH10270699A (ja) * 1997-03-26 1998-10-09 Seiko Epson Corp 薄膜トランジスタ及びそれを用いた液晶表示装置及びｃｍｏｓ回路
CN1584718A (zh) * 2003-08-21 2005-02-23 Nec液晶技术株式会社 包括用于减少泄漏电流的tft的lcd设备

Also Published As

Publication number Publication date
RU2017113550A (ru) 2018-10-19
JP2017524259A (ja) 2017-08-24
JP6383486B2 (ja) 2018-08-29
KR101962554B1 (ko) 2019-07-17
GB2569718A9 (en) 2019-07-03
US20160282649A1 (en) 2016-09-29
RU2672979C2 (ru) 2018-11-21
CN104409509A (zh) 2015-03-11
US9588392B2 (en) 2017-03-07
RU2017113550A3 (zh) 2018-10-19
GB2569718A (en) 2019-06-26
GB201702975D0 (en) 2017-04-12
GB201904917D0 (en) 2019-05-22
GB2543999A (en) 2017-05-03
GB2569718B (en) 2019-12-11
KR20170063843A (ko) 2017-06-08
GB2543999B (en) 2019-12-11

Similar Documents

Publication Publication Date Title
CN106200090B (zh) 显示面板及其制造方法
US10720531B2 (en) Thin film transistor and method for manufacturing the same, array substrate and display device
KR102542186B1 (ko) 표시 장치
WO2016106885A1 (zh) 液晶面板和用于固化框胶的方法
WO2016082234A1 (zh) 薄膜晶体管、显示装置及薄膜晶体管的制造方法
CN107229158A (zh) 液晶显示装置
US9905705B2 (en) Thin film transistor, array substrate and display device
US9478612B2 (en) Thin film transistor and display device using the same
US9507207B2 (en) Display device
CN104460156B (zh) 显示面板及其制造方法
WO2016061808A1 (zh) 薄膜晶体管
CN105278196A (zh) 显示装置
US9885917B2 (en) Liquid crystal display panel and method for manufacturing the same
US10082713B2 (en) Thin film transistor and liquid crystal display device
CN104503144B (zh) 一种液晶显示基板
US9219156B2 (en) Display substrate and method of manufacturing the same
CN103885252A (zh) 显示面板和显示装置
WO2016078134A1 (zh) 薄膜晶体管的制造方法
US20160216569A1 (en) Display device
US9735278B2 (en) Array substrate, display panel and method of manufacturing thin film transistor
CN104112710B (zh) 阵列基板的制作方法、阵列基板及液晶显示装置
JP2016031459A5 (zh)
CN103529605A (zh) 阵列基板及其制备方法、显示面板及显示装置
TWI569456B (zh) 薄膜電晶體及其製造方法
US20170160588A1 (en) Reflective tft array panel, method of fabricating the same and lcd

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14411065

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14904604

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2017506742

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 201702975

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20141024

ENP Entry into the national phase

Ref document number: 2017113550

Country of ref document: RU

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 20177011412

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 14904604

Country of ref document: EP

Kind code of ref document: A1