WO2015158658A1 - Verfahren zur herstellung einer schichtstruktur als pufferschicht eines halbleiterbauelements sowie schichtstruktur als pufferschicht eines halbleiterbauelements - Google Patents
Verfahren zur herstellung einer schichtstruktur als pufferschicht eines halbleiterbauelements sowie schichtstruktur als pufferschicht eines halbleiterbauelements Download PDFInfo
- Publication number
- WO2015158658A1 WO2015158658A1 PCT/EP2015/057972 EP2015057972W WO2015158658A1 WO 2015158658 A1 WO2015158658 A1 WO 2015158658A1 EP 2015057972 W EP2015057972 W EP 2015057972W WO 2015158658 A1 WO2015158658 A1 WO 2015158658A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- gan
- gan layer
- stacking direction
- sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3214—Materials thereof being Group IIIA-VA semiconductors
- H10P14/3216—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/01—Manufacture or treatment
- H10H20/011—Manufacture or treatment of bodies, e.g. forming semiconductor layers
- H10H20/013—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
- H10H20/0133—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
- H10H20/01335—Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/81—Bodies
- H10H20/815—Bodies having stress relaxation structures, e.g. buffer layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
- H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
- H10H20/80—Constructional details
- H10H20/81—Bodies
- H10H20/822—Materials of the light-emitting regions
- H10H20/824—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
- H10H20/825—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP containing nitrogen, e.g. GaN
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/27—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
- H10P14/276—Lateral overgrowth
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2905—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
- H10P14/3244—Layer structure
- H10P14/3251—Layer structure consisting of three or more layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3242—Structure
- H10P14/3256—Microstructure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
- H10P14/3416—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
- H10P14/3202—Materials thereof
- H10P14/3238—Materials thereof being insulating materials
Definitions
- Buffer layer of a semiconductor device as well
- the documents DE 10 2006 008 929 AI, DE 10 2009 047 881 AI, DE 10 2010 035 489 AI and WO 2011/039181 AI each describe a layer structure as a buffer layer of a
- An object to be solved is to specify a method for producing a layer structure as a buffer layer of a semiconductor component, which has the highest possible crystalline quality. Another to be solved
- Task is a layer structure with a
- a layer such as the buffer layer, in particular a
- Layer stack meant. A layer structure with a high crystalline quality is characterized in particular by the fact that little
- Crystal defects such as dislocations, defects and / or defects, in the crystal lattice at least in
- Regions of the layer structure for example, on an adjacent to air and / or other layers growth surface of the layer structure can be found.
- a method for producing a layer structure as a buffer layer of a semiconductor component is specified. In the semiconductor device, on the layer structure
- Semiconductor component comprises in particular gallium and / or nitrogen.
- gallium for example, it is in the
- Semiconductor device to a photodiode, a light emitting diode, a laser diode, a transistor and / or an integrated circuit. Generally, it can be at the
- Semiconductor device to act a device comprising, for example, gallium and / or nitrogen.
- the semiconductor component is preferably applied to the layer structure
- a carrier is first provided.
- the carrier can be, for example, a temporary carrier which is removed again in a subsequent method step, or else a carrier which is in accordance with the
- the carrier may in particular be a substrate.
- the carrier has a main extension plane in which it extends in lateral directions. Perpendicular to
- Main extension plane in the vertical direction, the carrier has a thickness.
- the thickness of the carrier is small compared to the maximum extent of the carrier in a lateral
- a major plane of the carrier forms a silicon surface of the carrier. Perpendicular to the main extension plane runs a stacking direction of the layer structure.
- the carrier has the silicon surface. It is possible that the carrier is formed almost completely of silicon. "Almost completely” can here and in the
- the material of the carrier is silicon.
- the carrier can then consist in particular of silicon.
- the carrier consists of several elements
- Layers is constructed, wherein one of the layers forms an outermost layer of the carrier.
- This outermost layer may be formed with silicon.
- this outermost layer can be formed almost completely of silicon or consist of silicon.
- outermost layer then forms the silicon surface of the carrier.
- a first layer sequence is deposited on the silicon surface of the carrier.
- the first layer sequence comprises a
- Anchor layer containing aluminum and nitrogen.
- the material of the first layer sequence has a natural lattice constant, which differs from the
- the natural lattice constant of the material of the silicon surface may be greater than the natural lattice constant of the material of the first layer sequence.
- the "natural lattice constant" of a material may in this case be the lattice constant which occurs in the material used in a crystallization under ideal conditions, for example in the absence of stresses.
- the seed layer may further contain gallium.
- Anchor layer can thus be formed with Al n Ga m N, wherein preferably 0.95 -S n ⁇ 1 and 0 -S m ⁇ 0.05.
- the gallium concentration m is low.
- the Ankeim harsh may contain oxygen, wherein preferably the oxygen content of
- Ankeim Mrs can be controlled by a targeted addition of oxygen.
- the seed layer serves, in particular, in a manufacturing process as a protective layer, since an immediate growth of layers containing much gallium
- Reactor chamber prevailing process conditions could lead to a chemical reaction on the silicon surface and destruction of the same.
- a 3D GaN layer is applied to one of the silicon surfaces
- the 3D GaN layer may be formed with gallium nitride or may consist of gallium nitride.
- the growth of the 3D GaN layer is in particular three-dimensional. In other words, the growth conditions are set so that the growth can be described according to the so-called Volmer-Weber growth model or the Stranski-Krastanov growth model.
- the growth rate along the stacking direction can be in the
- the 3D GaN layer thereby has a plurality of multi-layered islands extending along a stacking direction.
- the multi-layered islands are at least in places not laterally interconnected. In other words, it is possible that there are free spaces between at least two of the islands. Furthermore, it is possible that between a large part of the islands each free spaces are available.
- Multilayered here and in the following means that the islands contain a plurality of monolayers which have grown over one another, a monolayer being understood here and hereinafter to mean a continuous layer of atoms or molecules, the layer height being only one atom or molecule lie in one
- each island has a plurality of monolayers grown on top of each other, wherein the
- Monolayers of the respective islands can at least temporarily not be connected to monolayers of neighboring islands. In a three-dimensional growth, therefore, non-closed two-dimensional monolayers for monolayers
- Termination of the three-dimensional growth can be achieved, for example, by changing the Growth conditions to the growth conditions of the grown after the 3D GaN layer layer take place.
- the crystal structure of the 3D GaN layer does not have its natural lattice constant, but that
- Monolayers of the 3D GaN layer that is, the monolayers, which are closer to the top surface of the first layer sequence in the stacking direction along at least one spatial direction have a lattice constant, the value between the natural lattice constant of the material of the 3D GaN layer along said spatial direction and natural
- the deviation from the natural lattice constant can hereby be set by the growth conditions, and monolayers of the 3D-GaN layer grown later in time can then be used have at least one lattice constant, which corresponds within the production tolerances of the natural lattice constant of the material of the 3D GaN layer.
- a 2D-GaN layer is grown two-dimensionally on the outer surfaces of the 3D GaN layer facing away from the silicon surface.
- the 3D GaN layer is formed by means of the
- the 2D GaN layer is formed with gallium nitride, for example.
- Two-dimensional growth here and below means that the
- Growth rate along the lateral directions may be higher or equal to the growth rate along the stacking direction.
- the growth conditions are set so that the growth according to the so-called
- the free spaces between the multi-layered islands of the 3D GaN are preferably first of all
- the method comprises the following steps:
- Anchor layer containing aluminum, oxygen and nitrogen comprises, on the silicon surface of the carrier, along a stacking direction perpendicular to a
- the idea is sometimes followed by a three-dimensional growth of the 3D GaN layer subsequent two-dimensional growth of the 2D GaN layer with a reduced defect density and / or a reduced dislocation density in the crystal structure of the 2D GaN layer compared to the layers of the first
- the layer structure can then buffer the errors just listed in the crystal structure and / or material properties of the first layer sequence and / or of the carrier and consequently serve as a buffer layer.
- Gallium nitride-containing layers after a mask layer As a result, a mask layer, for example, with
- Silicon nitride is formed in the described here
- the silicon contained in the mask layer can diffuse into adjacent gallium nitride-containing layers and / or it can during the
- the layer structure in particular the first layer sequence, the 3D GaN layer and the 2D GaN layer, can therefore be free of, with the exception of the silicon surface of the carrier
- the 3D-GaN-layer is used here in particular to pass on lattice defects, such as defects and
- Step offset portion which are present in the material of the first layer sequence, to prevent the 2D-GaN layer.
- the 2D GaN layer can thus be any one of the steps offset portion, which are present in the material of the first layer sequence, to prevent the 2D-GaN layer.
- the 2D GaN layer can thus be any one of the steps offset portion, which are present in the material of the first layer sequence, to prevent the 2D-GaN layer.
- Such a layer structure allows in particular the growth of functional layers of a
- functioning layer structure - may have a high crystalline quality.
- a layer structure can be provided, which in the cooled state has a low curvature and in particular a low or preferably no tensile
- the layer structure has tension.
- the layer structure has a convex curvature, no curvature or a very small concave curvature.
- convex and concave are here and below in relation to the
- Stacking direction has a positive curvature. In the case of a concave curvature, therefore, there is a negative curvature in the stacking direction. In the case of a concave curvature, the layer structure can be tensilely tensioned, in the case of the convex curvature, a compressive strain can be present.
- a tensile strain is undesirable in a layer structure described here, since in such a Tensile tension of the layer stack can form cracks. These cracks can be the electrical and
- the 3D GaN layer grown in step c) has a multiplicity of multilayer islands extending along the stacking direction. This can be a particular
- the underlying layer that is, the layer which is upstream in the stacking direction of the incompletely covered layer, in places free of said
- Sectional view have the shape of a stylized trapezoid.
- monolayers of the multilayered islands closer to the top surface of the first layer sequence in the stacking direction may have a greater extent in lateral directions than more distant ones
- an offset that extends along the stacking direction in the first layer sequence may be located within one of the islands of the 3D GaN layer change the direction of growth and then run transversely to the stacking direction.
- step d) the plurality of multilayer islands coalesces by means of the 2D GaN layer. That is, in step d), the 2D GaN layer covers the plurality of multilayer islands and the top surface of the first layer sequence. In particular, the 2D GaN layer is adjacent to the side surfaces of the multilayer islands. Since the 2D GaN layer has a high lateral growth rate, it is possible for the 2D GaN layer to first grow faster within the interstices between the islands of the 3D GaN layer (so-called coalescing) and then layer by layer, for example Monolayer for monolayer, grows up.
- Reduction of the dislocation density in the area of the 3D GaN layer can be measured with a tunneling electron microscope (TEM). Accordingly, the 3D GaN layer can also be detected on the finished article.
- TEM tunneling electron microscope
- the 2D GaN layer Layer in step d) at least one of three
- the V / III ratio is given here by the ratio of the group V atoms, ie the nitrogen atoms, to the elements of the group II atoms, for example the aluminum and gallium atoms, in the reactor chamber.
- the 3D GaN layer can be done for example by means of metal-organic chemical vapor deposition (MOCVD).
- MOCVD metal-organic chemical vapor deposition
- the growth of the layers is then carried out in a reactor chamber at an adjustable reactor temperature with one or more precursors, which in conjunction with other gases an adjustable reactor pressure in the
- ammonia for example, ammonia, triethylgallium, trimethylgallium and / or
- Trimethylaluminum are used.
- the reactor temperature is preferably set at least 30 ° C below the reactor temperature when growing the 2D-GaN layer.
- Reactor temperature in the three-dimensional growth is lower than in the two-dimensional growth.
- the Reactor temperature in the two-dimensional growth more than 1020 ° C, preferably more than 1040 ° C and particularly preferably more than 1060 ° C, amount.
- the reactor pressure during the three-dimensional growth may be at least a factor of 2, preferably a factor of 4, above the reactor pressure during the two-dimensional growth.
- the reactor pressure is at
- Three-dimensional growth 600 mbar while the reactor pressure in two-dimensional growth in a range of 100 mbar to 200 mbar can be.
- the reactor pressure in two-dimensional growth in a range of 100 mbar to 200 mbar can be.
- the three-dimensional morphology of the 3D GaN layer can be formed.
- the V / III ratio can be during the three-dimensional
- growth may be at most 500. This
- Nitrogen to Group III atoms (here: gallium) provided in the reactor chamber is at most 500.
- the V / III ratio in the two-dimensional growth can be in the range of 1000 and more.
- step c cause the 3D GaN layer is grown three-dimensionally in step c).
- the 3D GaN layer may have a high roughness compared to the two-dimensionally grown 2D GaN layer in step d).
- step c) can lead to an increased proportion of carbon foreign atoms in the 3D GaN Lead layer. This means that the selected growth conditions can be detectable on the finished article.
- the selected growth conditions can be detectable on the finished article.
- Layer structure accordingly have a higher carbon content than in the region of the 2D GaN layer.
- Step b) the following steps:
- the first layer sequence may accordingly comprise a buffer layer in addition to the seed layer.
- a buffer layer in addition to the seed layer.
- other layers including aluminum, oxygen, gallium
- the buffer layer may in this case be formed from the same material as the Ankeim Mrs.
- the side facing away from one of the silicon surfaces of FIG. 1 the side facing away from one of the silicon surfaces of FIG.
- the gradient layer may also be part of the first layer sequence. This takes the
- Gradient layer to vary along the stacking direction.
- the proportion of aluminum atoms along the stacking direction can be reduced.
- This procedure leads in particular to the fact that the natural lattice constant of the gradient layer along at least one spatial direction which extends parallel to the main extension plane increases with increasing distance to the silicon surface.
- the idea is pursued to continuously change the natural lattice constant of the material of the gradient layer, so as to better match the natural lattice constants of the SD GaN layer and the 2D GaN layer in comparison to a first layer sequence that does not include a gradient layer to enable.
- the number of defects in layers, in the stacking direction a greater distance from the carrier
- the aluminum concentration x can be 95%.
- the aluminum concentration can be 60%. However, it is also possible that the aluminum content is reduced to up to 0% based on the total concentration of aluminum and gallium in monolayers grown later in time.
- the growth of the 2D-GaN layer in step d) is followed by a second layer sequence containing aluminum, gallium and nitrogen, grown on a side facing away from the silicon surface of the 2D GaN layer.
- a second layer sequence containing aluminum, gallium and nitrogen grown on a side facing away from the silicon surface of the 2D GaN layer.
- One of the silicon surface facing away from the top surface of the second layer sequence can serve as a growth surface for functional layers of a
- the second layer sequence comprises a relaxed layer and a pseudomorphic one
- a relaxed layer here and hereinafter means a layer which has regions whose
- the relaxed layer may have a lattice constant that is between the natural lattice constant of the relaxed layer material and the natural lattice constant
- Lattice constant of the material of the pseudomorphic layer is located. For attaining such a partially relaxed growth, the growth conditions during the
- Growth of the relaxed layer for example, changed as follows. For example, during the growth of the relaxed layer, a low reactor temperature can be achieved
- the relaxed layer is preferably grown in such a way that the thickness of the relaxed layer along the stacking direction exceeds a critical layer thickness. From this critical layer thickness, a layer can be relaxed.
- the pseudomorphic layer may have an at least partially pseudomorphic crystal structure, that is, the pseudomorphic layer does not at least partially exhibit its natural lattice constant and / or crystal structure.
- the pseudomorphic layer is compressively braced during growth.
- the relaxed layer may have a higher aluminum content than the pseudomorphic layer
- the relaxed layer is in
- the not yet cooled layer structure has at the latest after the growth of the second
- Growth conditions can, for example, by the
- step d) of the process can be generated. Also, a high V / III ratio may be helpful for adjusting pseudomorphic growth conditions.
- the multilayer islands of the 3D GaN layer and the 2D GaN layer are each compressive before the layer structure is cooled braced. This means that even after the growth of the GaN layer formed of the 3D GaN layer and the 2D GaN layer, compressive strain is present in the grown layers.
- Bracing for example, can originate in the
- Mask layer comprises.
- the natural lattice constant of the GaN layer is hardly influenced by the first layer sequence.
- the absence of a mask layer is a greater influence on the
- the layer structure is cooled at the end of the method, wherein the curvature of the layer structure before cooling is convex.
- the absolute amount of curvature can - at a height of
- Carrier in the stacking direction for example, 1.2 mm and a height of the layer stack in the stacking direction of
- the material of the carrier can in this case a lower thermal
- the introduction of silicon into the layer structure with the exception of the silicon surface of the carrier is specifically avoided.
- the layer structure can be free of a
- Gallium nitride layers is incorporated. This makes it possible to avoid leakage currents through the layer structure, and thus an undesirable transverse conductivity of the layer structure.
- a layer structure is specified as a buffer layer of a semiconductor component.
- the layer structure can preferably be produced by means of one of the methods described here, that is to say all of them for the method
- this includes the support with the silicon surface and a stack of layers, which in the stacking direction on the
- Silicon surface of the carrier is arranged.
- the Layer stack has the first layer sequence with the
- the layer stack comprises a GaN layer formed with or consisting of gallium nitride.
- Density of dislocations in the crystal structure in particular of step dislocations, screw dislocations and / or
- Offsets involving a step offset fraction in the layer stack decrease along the stacking direction.
- the density of crystal defects in the layer stack it is possible for the density of crystal defects in the layer stack to decrease along the stacking direction. In other words, the crystal quality of the layer stack increases along the stacking direction.
- the layer stack is free of a mask layer which
- Silicon includes.
- the layer stack is free of a silicon dopant. This means that - with the exception of the carrier with the silicon surface - only unwanted silicon impurities by the
- the GaN layer comprises a 3D GaN layer and a 2D GaN layer.
- the decrease in the dislocation density occurs here in a transition region between the 3D GaN layer and the 2D GaN layer.
- the reduction of the dislocation density occurs within a small area within the GaN layer along the stacking direction of the layer stack. This fast Reduction of the dislocation density results from the transition from the 3D GaN layer to the 2D GaN layer.
- dislocation lines in the transition region between the 3D GaN layer and the 2D GaN layer extend in places transversely to the stacking direction.
- dislocation lines extend in the region of the first layer sequence substantially along the stacking direction.
- said dislocation lines buckle to the side.
- the dislocations are increasingly oblique to the stacking direction. This allows the merging of the displacement lines and thus the annihilation of the displacement. This annihilation can be detected, for example, with a tunneling electron microscope.
- dislocation lines run at least in places transversely to the stacking direction.
- the dislocation density decreases within a range whose height is at most 1/5 of the common height of the first
- the height of the 3D GaN layer is at least 200 nm and at most 300 nm.
- the height of the first layer sequence is at least 200 nm and at most 300 nm.
- the first layer sequence includes the gradient layer comprising Al x Ga v N, wherein the aluminum content x of the Gradient layer decreases along the stacking direction and wherein the gallium fraction y of the gradient layer increases along the stacking direction.
- the layer stack comprises a second layer sequence which follows the GaN layer in the stacking direction.
- the height of the second layer sequence is in the stacking direction
- Layer stack at least 5 and not more than 6 ym, while the height of the second layer sequence is at least 4 and at most 5 ym.
- the second layer sequence thus forms a large part of the layer structure.
- the second layer sequence contains aluminum, gallium and nitrogen.
- the second layer sequence may further contain indium. It is possible in particular that the second
- Layer sequence has a relaxed layer and a pseudomorphic layer, wherein the relaxed layer contains more aluminum than the pseudomorphic layer.
- the pseudomorphic layer can not have aluminum within the manufacturing tolerances.
- the pseudomorphic layer can not have aluminum within the manufacturing tolerances.
- relaxed layer is thus arranged downstream of the pseudomorphic layer in the stacking direction.
- the relaxed layer preferably has cracks.
- the relaxed layer includes sites where the relaxed layer is severed. At least one Cutting plane through the relaxed layer along the
- the pseudomorphic layer can penetrate into the relaxed layer. It is also possible that the cracks of the relaxed layer are voids in the layered structure. The cavities may be filled, for example, with a gas such as air. The cracks are due in particular to the relaxed growth of the layer.
- the GaN layer has a higher volume concentration of carbon impurities in the regions of the 3D GaN layer than in the regions of the 2D GaN layer. The higher one
- the layer structure in the stacking direction is one
- Cooling process convexly curved can be very small in particular.
- FIGS. 1 and 2 show exemplary embodiments of a method described here and one here
- FIG. 3 shows curvature measurements and half widths of
- a carrier 1 with a silicon surface 1a is provided.
- the carrier serves as a growth substrate for the subsequent layers.
- the first layer sequence 2 may comprise aluminum, oxygen, nitrogen and gallium.
- the aluminum content in the seed layer 21 may be higher than in the gradient layer 23.
- the aluminum content in the areas of the first layer sequence 2, which are closer to the silicon surface la be higher than in the areas which lie in the stacking direction H further away from the silicon surface la. It is also possible that the
- Buffer layer 22 is formed of the same material as the Ankeim Anlagen 21.
- a 3D GaN layer 3 is now grown three-dimensionally.
- FIG. 1B shows a further method step of a method for producing a layer structure 10.
- a 2D GaN layer 4 is now formed
- the 2D GaN layer 4 fills the regions between the islands 31.
- the 3D GaN layer 3 is thus coalesced by means of the 2D GaN layer.
- the 2D GaN layer 4 initially preferably grows in the regions between the islands 31 of the 3D GaN layer 3. As soon as the 2D GaN layer 4 projects beyond the height of the islands 31 of the 3D GaN layer 3, this increases 2D GaN layer 4 also two-dimensionally together. As a result, a coherent GaN layer 3, 4 is formed.
- the second layer sequence 5 includes a relaxed layer 51 and a pseudomorphic layer 52.
- the relaxed layer 51 may have a higher aluminum content than the pseudomorphic layer 52.
- the layer stack 11 of the layer structure 10 is thus produced.
- the layer stack 11 includes the first layer sequence 2, the 3D GaN layer 3, the 2D GaN layer 4 and the second
- the 3D GaN layer 3 and the 2D GaN layer 4 may consist in particular of the same material. After growing, the 3D GaN layer 3 and the 2D GaN layer 4 thus together form the GaN layer 3, 4. In the region of the 3D GaN layer 3, the layer stack 11 can have a higher dislocation density and / or a higher Share in
- FIGS. 2A and 2B each show an enlarged view of two islands 31 of the 3D GaN layer 3 of a layer structure 10.
- FIGS. 2A and 2B each show an enlarged view of two islands 31 of the 3D GaN layer 3 of a layer structure 10.
- the 2D GaN layer 4 ⁇ initially preferably covers the
- top surface 2a of the first layer sequence 2 is not completely covered.
- the top surfaces 31a of the multi-layered islands 31 may be as shown in FIG. 2A Process stage be at least partially covered by the 2D GaN layer 4 ⁇ .
- Displacement 6 substantially along the stacking direction H in the direction of the top surface 2a of the first layer sequence 2. In the region of the islands of the 3D GaN layer 3, the growth of the offset occurs obliquely to the top surface 2a of the first
- the oblique course of the dislocations 6 may originate, for example, in a change in the
- FIG. 2C shows a layer structure 10 before the layer structure 10 cools down.
- the layer structure 10 is convexly curved before cooling.
- FIG. 2D shows a layer structure 10 after cooling.
- the layer structure 10 is no longer convexly curved and extends substantially planar or has only a slightly convex or concave curvature. The decrease in the convex curvature due to the cooling of the layer structure 10 is due to the
- FIG. 3A shows a first measurement curve K1, a second measurement curve K2 and a third measurement curve K3, which each show the curvature K of a layer structure as a function of the process duration t.
- the process duration is given here in arbitrary units (a.u.).
- the measured curves K1, K2, K3 are only plotted up to a process duration of 10000 s. At this time, the layered structure 10 is already completed. Subsequently, from a time> 10000 s, the layer structure 10 is cooled.
- the first curve Kl shows the curvature of a
- the second measurement curve K2 shows the curvature of a layer structure 10, which was likewise produced by a method described here, wherein the seed layer 21 is applied by means of MOCVD.
- the third measurement curve K3 shows the curvature of an otherwise identical layer structure which comprises a silicon nitride Mask layer instead of a 3D GaN layer 3, wherein the Ankeimtik 21 of the layer structure with MOVPE
- the measured curves K2 and K3 can be directly compared with each other.
- the high peak of the third trace K3 at a time of about 2200 s is a measurement artifact.
- the first, second and third starting point KU, K21, K31 each mark the
- the first, second and third intermediate points K12, K22, K32 each mark the time at which the application of the pseudomorphic layer 52 is started.
- the first and the second measurement curve Kl, K2 have a
- the first and second measurement curve K1, K2 also have a higher slope than the third measurement curve K3.
- Measurement curve K1, K2 increases faster than the curvature of the third measurement curve K3.
- the slope of the curvature essentially corresponds to the strain of the layer structure 10. A positive slope is in this case with a change in the curvature in a convex curvature of compressive stress
- each layer with correspondingly high slope layer also be higher.
- the layer structures 10 which are produced by a method according to the invention described here thus have a higher compressive strain before cooling.
- Ankerim harsh 21, which is applied with a PVD method comprises, in this case shows a high compressive
- FIG. 3B shows a first half width K2A and a second half width
- Half width K3A of the angular distributions measured by X-ray diffraction A higher crystal quality leads to a narrower angular distribution and thus to a lower half-width.
- Crystal lattice of the layer structure would lead to a reduction of the scattering of X-radiation and thus to a
- the half-widths K2A, K3A are respectively in
- the first half-width K2A was compared with a layer structure 10, which by means of a method described here
- the second half width K3A was measured with an otherwise identical layer structure comprising a mask layer with silicon nitride.
- the first half width K2A is less than the second
- Half width K3A A layer structure described here 10 accordingly has fewer defects than an otherwise identical layer structure having a mask layer
- Silicon nitride includes, on. The method described here for producing a
- Layer structure 10 or the layer structure 10 described here has several advantages.
- the layer structure 10 is free of a mask layer with silicon.
- a silicon layer in the layer stack 11, in particular in the GaN layer 3, 4 could lead to an undesired lateral conductivity on the n-side of the layer structure of the semiconductor component.
- the compressive stress of the layers already takes place at a very early process step. This leads in particular to better stress values, whereby cracks in the layer structure that do not affect the electrical and optoelectric layers
- the crystalline quality of the layer structure described here is at least as good as the
- Layer structure comprising a mask layer with silicon.
- the invention is not limited by the description based on the embodiments of these. Rather, the invention includes every new feature as well as any combination of Characteristics, which in particular includes any combination of features i the claims, even if this feature or this combination itself is not explicitly in the
Abstract
Description
Claims
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE112015001803.4T DE112015001803B4 (de) | 2014-04-14 | 2015-04-13 | Verfahren zur Herstellung einer Schichtstruktur als Pufferschicht eines Halbleiterbauelements sowie Schichtstruktur als Pufferschicht eines Halbleiterbauelements |
| US15/304,488 US10147601B2 (en) | 2014-04-14 | 2015-04-13 | Method for producing a layer structure as a buffer layer of a semiconductor component and layer structure as a buffer layer of a semiconductor component |
| JP2016562930A JP6463376B2 (ja) | 2014-04-14 | 2015-04-13 | 半導体素子の緩衝層としての層構造体の製造方法並びに半導体素子の緩衝層としての層構造体 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102014105303.6A DE102014105303A1 (de) | 2014-04-14 | 2014-04-14 | Verfahren zur Herstellung einer Schichtstruktur als Pufferschicht eines Halbleiterbauelements sowie Schichtstruktur als Pufferschicht eines Halbleiterbauelements |
| DE102014105303.6 | 2014-04-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2015158658A1 true WO2015158658A1 (de) | 2015-10-22 |
Family
ID=53039852
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2015/057972 Ceased WO2015158658A1 (de) | 2014-04-14 | 2015-04-13 | Verfahren zur herstellung einer schichtstruktur als pufferschicht eines halbleiterbauelements sowie schichtstruktur als pufferschicht eines halbleiterbauelements |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10147601B2 (de) |
| JP (1) | JP6463376B2 (de) |
| DE (2) | DE102014105303A1 (de) |
| WO (1) | WO2015158658A1 (de) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102018101558A1 (de) * | 2018-01-24 | 2019-07-25 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Nitrid-Verbindungshalbleiter-Bauelements |
| CN110643934A (zh) * | 2019-09-20 | 2020-01-03 | 深圳市晶相技术有限公司 | 一种半导体设备 |
| CN114975080A (zh) * | 2022-04-25 | 2022-08-30 | 无锡吴越半导体有限公司 | 一种基于ScAlMgO4衬底的GaN外延结构 |
| CN117954471A (zh) * | 2022-10-21 | 2024-04-30 | 苏州能讯高能半导体有限公司 | 一种半导体器件的外延结构及其制备方法、半导体器件 |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10034263A1 (de) * | 2000-07-14 | 2002-01-31 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Quasisubstrats |
| DE102006008929A1 (de) | 2006-02-23 | 2007-08-30 | Azzurro Semiconductors Ag | Nitridhalbleiter-Bauelement und Verfahren zu seiner Herstellung |
| WO2011039181A1 (de) | 2009-09-30 | 2011-04-07 | Osram Opto Semiconductors Gmbh | Verfahren zur herstellung einer leuchtdiode |
| DE102010035489A1 (de) | 2010-08-26 | 2012-03-01 | Osram Opto Semiconductors Gmbh | Halbleiterbauelement und Verfahren zur Herstellung eines Halbleiterbauelement |
| WO2013045355A1 (de) * | 2011-09-30 | 2013-04-04 | Osram Opto Semiconductors Gmbh | Verfahren zur herstellung eines optoelektronischen nitrid-verbindungshalbleiter-bauelements |
| US20130270575A1 (en) * | 2010-11-15 | 2013-10-17 | Colin Humphreys | Semiconductor wafer comprising gallium nitride layer having one or more silicon nitride interlayer therein |
| WO2014053831A1 (en) * | 2012-10-02 | 2014-04-10 | Cambridge Enterprise Limited | Semiconductor material |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5915194A (en) | 1997-07-03 | 1999-06-22 | The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration | Method for growth of crystal surfaces and growth of heteroepitaxial single crystal films thereon |
| US6592661B1 (en) * | 1998-02-25 | 2003-07-15 | Micron Technology, Inc. | Method for processing wafers in a semiconductor fabrication system |
| JP3982788B2 (ja) * | 2000-09-14 | 2007-09-26 | 独立行政法人理化学研究所 | 半導体層の形成方法 |
| US6391748B1 (en) | 2000-10-03 | 2002-05-21 | Texas Tech University | Method of epitaxial growth of high quality nitride layers on silicon substrates |
| JP3956637B2 (ja) * | 2001-04-12 | 2007-08-08 | ソニー株式会社 | 窒化物半導体の結晶成長方法及び半導体素子の形成方法 |
| JP4371202B2 (ja) | 2003-06-27 | 2009-11-25 | 日立電線株式会社 | 窒化物半導体の製造方法及び半導体ウエハ並びに半導体デバイス |
| JP4130389B2 (ja) | 2003-08-18 | 2008-08-06 | 豊田合成株式会社 | Iii族窒化物系化合物半導体基板の製造方法 |
| US7897490B2 (en) * | 2005-12-12 | 2011-03-01 | Kyma Technologies, Inc. | Single crystal group III nitride articles and method of producing same by HVPE method incorporating a polycrystalline layer for yield enhancement |
| KR20150123294A (ko) | 2006-02-23 | 2015-11-03 | 아주로 세미컨턱터스 아게 | 질화물 반도체 컴포넌트 및 이의 제조를 위한 프로세스 |
| JP4941172B2 (ja) * | 2007-08-22 | 2012-05-30 | 日立電線株式会社 | Iii−v族窒化物半導体自立基板及びiii−v族窒化物半導体自立基板の製造方法 |
| WO2013003522A2 (en) * | 2011-06-28 | 2013-01-03 | Saint-Gobain Ceramics & Plastics, Inc. | Semiconductor substrate and method of forming |
| FR2977260B1 (fr) | 2011-06-30 | 2013-07-19 | Soitec Silicon On Insulator | Procede de fabrication d'une couche epitaxiale epaisse de nitrure de gallium sur un substrat de silicium ou analogue et couche obtenue par ledit procede |
| DE102011114670B4 (de) | 2011-09-30 | 2026-03-19 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zur Herstellung eines optoelektronischen Halbleiterchips |
| CN104025260B (zh) | 2012-08-03 | 2016-11-23 | 夏普株式会社 | 氮化物半导体元件结构体及其制造方法 |
| DE102012217631B4 (de) | 2012-09-27 | 2022-05-25 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Optoelektronisches Bauelement mit einer Schichtstruktur |
| CN104956498B (zh) | 2013-01-31 | 2017-06-13 | 欧司朗光电半导体有限公司 | 半导体层序列和用于制造半导体层序列的方法 |
-
2014
- 2014-04-14 DE DE102014105303.6A patent/DE102014105303A1/de not_active Withdrawn
-
2015
- 2015-04-13 JP JP2016562930A patent/JP6463376B2/ja active Active
- 2015-04-13 WO PCT/EP2015/057972 patent/WO2015158658A1/de not_active Ceased
- 2015-04-13 US US15/304,488 patent/US10147601B2/en active Active
- 2015-04-13 DE DE112015001803.4T patent/DE112015001803B4/de active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10034263A1 (de) * | 2000-07-14 | 2002-01-31 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Quasisubstrats |
| DE102006008929A1 (de) | 2006-02-23 | 2007-08-30 | Azzurro Semiconductors Ag | Nitridhalbleiter-Bauelement und Verfahren zu seiner Herstellung |
| WO2011039181A1 (de) | 2009-09-30 | 2011-04-07 | Osram Opto Semiconductors Gmbh | Verfahren zur herstellung einer leuchtdiode |
| DE102009047881A1 (de) | 2009-09-30 | 2011-04-21 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung einer Leuchtdiode |
| DE102010035489A1 (de) | 2010-08-26 | 2012-03-01 | Osram Opto Semiconductors Gmbh | Halbleiterbauelement und Verfahren zur Herstellung eines Halbleiterbauelement |
| US20130270575A1 (en) * | 2010-11-15 | 2013-10-17 | Colin Humphreys | Semiconductor wafer comprising gallium nitride layer having one or more silicon nitride interlayer therein |
| WO2013045355A1 (de) * | 2011-09-30 | 2013-04-04 | Osram Opto Semiconductors Gmbh | Verfahren zur herstellung eines optoelektronischen nitrid-verbindungshalbleiter-bauelements |
| WO2014053831A1 (en) * | 2012-10-02 | 2014-04-10 | Cambridge Enterprise Limited | Semiconductor material |
Non-Patent Citations (1)
| Title |
|---|
| RUTERANA, ALBRECHT, NEUGEBAUER: "Nitride Semiconductors: Handbook on Materials and Devices", 2006, WILEY, ISBN: 3-527-40387-6, article PIERRE GIBART, BERNARD BEAUMONT, PHILIPPE VENNÉGUÈS: "Epitaxial Lateral Overgrowth of GaN", pages: 45 - 106, XP009184891 * |
Also Published As
| Publication number | Publication date |
|---|---|
| DE112015001803B4 (de) | 2023-12-28 |
| US20170040165A1 (en) | 2017-02-09 |
| JP6463376B2 (ja) | 2019-01-30 |
| DE112015001803A5 (de) | 2017-01-12 |
| US10147601B2 (en) | 2018-12-04 |
| DE102014105303A1 (de) | 2015-10-15 |
| JP2017518630A (ja) | 2017-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE102007021944B4 (de) | Freistehendes Nitrid-Halbleitersubstrat und lichtemittierende Vorrichtung | |
| DE102012103686B4 (de) | Epitaxiesubstrat, Verfahren zur Herstellung eines Epitaxiesubstrats und optoelektronischer Halbleiterchip mit einem Epitaxiesubstrat | |
| DE10392313B4 (de) | Auf Galliumnitrid basierende Vorrichtungen und Herstellungsverfahren | |
| DE112014001924B4 (de) | Optoelektronischer Halbleiterchip und Verfahren zu seiner Herstellung | |
| DE102014015782B4 (de) | Verfahren zur Herstellung von Galliumnitridmaterialien und Halbleitervorlage | |
| EP2483914A1 (de) | Verfahren zur herstellung einer leuchtdiode | |
| DE102011114670B4 (de) | Verfahren zur Herstellung eines optoelektronischen Halbleiterchips | |
| DE112015001803B4 (de) | Verfahren zur Herstellung einer Schichtstruktur als Pufferschicht eines Halbleiterbauelements sowie Schichtstruktur als Pufferschicht eines Halbleiterbauelements | |
| DE102011012925A1 (de) | Verfahren zur Herstellung eines optoelektronischen Halbleiterchips | |
| WO2014019752A1 (de) | Verfahren zur herstellung eines optoelektronischen halbleiterchips und optoelektronischer halbleiterchip | |
| DE112004002804T5 (de) | Züchtungsverfahren für eine Nitridhalbleiterschicht sowie Lichtemissionsbauteil unter Verwendung dieses Züchtungsverfahrens | |
| DE102006040479A1 (de) | Gruppe III-Nitrid Halbleiterdünnfilm, Verfahren zu dessen Herstellung sowie Gruppe III-Nitrid Halbleiterleuchtvorrichtung | |
| DE102019129273B4 (de) | Verfahren zur Herstellung eines SiC-Epitaxiewafers | |
| DE102006007293B4 (de) | Verfahren zum Herstellen eines Quasi-Substratwafers und ein unter Verwendung eines solchen Quasi-Substratwafers hergestellter Halbleiterkörper | |
| DE112014002691B4 (de) | Anregungsbereich, der Nanopunkte (auch als "Quantenpunkte" bezeichnet) in einem Matrixkristall umfasst, der auf Si-Substrat gezüchtet wurde und aus AlyInxGa1-y-xN-Kristall (y ≧ 0, x > 0) mit Zinkblendestruktur (auch als "kubisch" bezeichnet) besteht, und lichtemittierende Vorrichtung (LED und LD), die unter Verwendung desselben erhalten wurde | |
| DE112014000633B4 (de) | Halbleiterschichtenfolge und Verfahren zur Herstellung einer Halbleiterschichtenfolge | |
| WO2004057680A1 (de) | Strahlungsemittierender halbleiterkörper und verfahren zu dessen herstellung | |
| WO2016184752A1 (de) | Verfahren zur herstellung eines nitridverbindungshalbleiter-bauelements | |
| WO2017021301A1 (de) | Verfahren zur herstellung eines nitrid-halbleiterbauelements und nitrid-halbleiterbauelement | |
| EP2245657B1 (de) | Optoelektronischer halbleiterkörper und verfahren zur herstellung eines optoelektronischen halbleiterkörpers | |
| DE10327612B4 (de) | Verfahren zur Herstellung einer Mehrzahl von Halbleiterchips | |
| DE19819259A1 (de) | Verfahren zur epitaktischen Herstellung von Halbleiter-Wachstumsinseln | |
| DE10125912B4 (de) | Molekularstrahl-epitaktische Abscheidung von Halbleiterschichten auf vizinalen GaAs-Substraten | |
| DE102016114250A1 (de) | Verfahren zur Herstellung eines mit einem Halbleitermaterial beschichteten Saphirsubstrats, nach dem Verfahren erhältliches beschichtetes Saphirsubstrat sowie Leuchtdiode mit einem solchen Substrat | |
| DE102011003409B4 (de) | Verfahren zur Herstellung einer Germaniumschicht auf einem gitterfehlangepassten Substrat und Verfahren zur Herstellung eines integrierten Halbleiterbauelements |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15719977 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2016562930 Country of ref document: JP Kind code of ref document: A |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 15304488 Country of ref document: US Ref document number: 112015001803 Country of ref document: DE |
|
| REG | Reference to national code |
Ref country code: DE Ref legal event code: R225 Ref document number: 112015001803 Country of ref document: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 15719977 Country of ref document: EP Kind code of ref document: A1 |