WO2015089920A1 - 一种液晶显示面板的色偏补偿方法及系统 - Google Patents

一种液晶显示面板的色偏补偿方法及系统 Download PDF

Info

Publication number
WO2015089920A1
WO2015089920A1 PCT/CN2014/070173 CN2014070173W WO2015089920A1 WO 2015089920 A1 WO2015089920 A1 WO 2015089920A1 CN 2014070173 W CN2014070173 W CN 2014070173W WO 2015089920 A1 WO2015089920 A1 WO 2015089920A1
Authority
WO
WIPO (PCT)
Prior art keywords
channel
thrust
trace
impedance
liquid crystal
Prior art date
Application number
PCT/CN2014/070173
Other languages
English (en)
French (fr)
Inventor
吴宇
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to JP2016539930A priority Critical patent/JP2017501444A/ja
Priority to KR1020167016329A priority patent/KR101880834B1/ko
Priority to US14/239,337 priority patent/US9256087B2/en
Priority to GB1610554.6A priority patent/GB2536587B/en
Priority to RU2016123717A priority patent/RU2648939C1/ru
Publication of WO2015089920A1 publication Critical patent/WO2015089920A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/20—Design optimisation, verification or simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0242—Compensation of deficiencies in the appearance of colours

Definitions

  • the present invention relates to the field of display technologies, and in particular, to a color shift compensation method and system for a liquid crystal display panel.
  • the output voltages of the channels on the source side of the transistor are the same, and the thrust generated is the same.
  • Each pixel can obtain an equal potential. Theoretically, the impedance of each channel of each channel is the same when the corresponding unit on the source side of the transistor is fan-out.
  • the area of the border trace area is limited due to the fan-out line, and the impedance of each trace is difficult to be completely consistent, because the distance between the two sides is much longer than the middle, and often The intermediate impedance is small and the impedance on both sides is large. Therefore, the voltage on both sides of the data bus is more severe than the intermediate voltage hysteresis.
  • a gray-scale mixed color picture such as R+G, G+B or B+R may have severe color shift on both sides, and color cast.
  • the situation is: green, bluish or reddish.
  • the multi-film tri-gate transistor liquid crystal display panel is characterized by the occurrence of vertical block color shift.
  • the technical problem to be solved by the embodiments of the present invention is to provide a color shift compensation method and system for a liquid crystal display panel, which solves the problem of color shift of the liquid crystal display panel in the prior art.
  • the first technical solution adopted by the present invention is: A color shift compensation method for a liquid crystal display panel, wherein the color shift compensation method of the liquid crystal display panel comprises: obtaining a fan-out line of the liquid crystal display panel The impedance of each trace, and according to the obtained trace impedance, the correlation curve between each trace impedance and the channel is obtained;
  • the cross-sectional area of the MOS tube at the output end of each channel is adjusted.
  • the impedance of each trace is calculated according to the line length of each trace and the line width.
  • the specific steps of obtaining the actual thrust curve at the output end of each channel include:
  • the actual thrust is the preset thrust in each channel; if not, correcting the preset thrust of the output voltage of each trace in the channel that does not reach the predetermined pixel charging voltage, so that in the same channel The output voltages of the traces all reach a predetermined pixel charging voltage, and the corrected preset thrust is taken as the actual thrust;
  • the actual thrust curve at the output of each channel is obtained.
  • the step of adjusting the cross-sectional area of the MOS tube at the output end of each channel according to the obtained actual thrust curve is specifically as follows:
  • the thrust buffers of each channel are established, and the cross-sectional area of the MOS tube at the output end of each channel is adjusted.
  • the cross-sectional area of the MOS tube at each output end of the channel is proportional to the thrust of each channel.
  • the liquid crystal display panel is a multi-film tri-gate transistor liquid crystal display panel.
  • a color shift compensation method for a liquid crystal display panel wherein the color shift compensation method of the liquid crystal display panel includes:
  • the actual thrust is the preset thrust in each channel; if not, the correction is The output voltage of each of the traces in the channel does not reach a predetermined thrust of the predetermined pixel charging voltage, so that the output voltages of the traces in the same channel reach a predetermined pixel charging voltage, and the corrected preset Thrust as the actual thrust;
  • the actual thrust curve of each channel output end is obtained; according to the obtained actual thrust curve, the cross-sectional area of the MOS tube at the output end of each channel is adjusted.
  • the impedance of each trace is calculated according to the line length of each trace and the line width.
  • the step of adjusting the cross-sectional area of the MOS tube at the output end of each channel according to the obtained actual thrust curve is specifically as follows: according to the obtained actual thrust curve, establishing a thrust buffer of each channel, and adjusting the output end of each channel The cross-sectional area of the MOS tube.
  • the cross-sectional area of the MOS tube at each output end of the channel is proportional to the thrust of each channel.
  • the liquid crystal display panel is a multi-film tri-gate transistor liquid crystal display panel.
  • the third technical solution adopted by the present invention is: a color shift compensation system for a liquid crystal display panel, wherein the color shift compensation system of the liquid crystal display panel comprises: a first acquisition unit, a second acquisition unit, and The adjusting unit is configured to obtain the impedance of each trace when the fan-out line of the liquid crystal display panel is obtained, and obtain the correlation between the impedance of each trace and the channel according to the obtained impedance of each trace a second acquisition unit, configured to obtain an actual thrust curve at an output end of each channel according to the obtained correlation curve between each trace impedance and the channel;
  • the adjusting unit is configured to adjust a cross-sectional area of the MOS tube at the output end of each channel according to the obtained actual thrust curve.
  • the impedance of each trace is calculated according to the line length of each trace and the line width.
  • the cross-sectional area of the MOS tube at the output end of each channel is proportional to the thrust of each channel.
  • the liquid crystal display panel is a multi-film tri-gate transistor liquid crystal display panel.
  • Embodiments of the present invention have the following beneficial effects:
  • the thrust of the design is proportional to the cross-sectional area of the MOS tube at the output end of each channel, the smaller the thrust required, the smaller the cross-sectional area of the MOS tube.
  • the cross-sectional area of the MOS tube is larger. Large, which greatly reduces the size of the chip and reduces the design cost.
  • FIG. 1 is a schematic diagram showing a data curve corresponding to a source voltage change process of a source side of a single-film tri-gate transistor in a prior art liquid crystal display panel;
  • Figure 2 is the correlation curve between the output voltage of the three points A, B and C and the channel
  • FIG. 3 is a flow chart of a color shift compensation method of a liquid crystal display panel according to a first embodiment of the present invention
  • FIG. 4 is a flow chart of a color shift compensation method of a liquid crystal display panel according to a second embodiment of the present invention.
  • FIG. 6 is a correlation curve between each channel and an actual thrust in an IC chip according to the first and second embodiments of the present invention
  • FIG. 7 is a schematic structural diagram of a color shift compensation system of a liquid crystal display panel according to a third embodiment of the present invention.
  • FIG. 3 to FIG. 6 an embodiment of a color shift compensation method for a liquid crystal display panel of the present invention is shown.
  • FIG. 3 it is a flowchart of a color shift compensation method of a liquid crystal display panel according to a first embodiment of the present invention.
  • the color shift compensation method of the liquid crystal display panel in the embodiment of the invention includes:
  • Step S301 obtaining impedances of the traces of the fan-out traces of the liquid crystal display panel, and obtaining correlation curves between the impedances of the traces and the channels according to the impedances of the traces obtained;
  • the specific process is: calculating the impedance of each trace by the line length and the line width of each trace, and obtaining the correlation curve between each trace impedance and the channel according to the obtained trace impedance; wherein, the liquid crystal display panel is a multi-film Tri-gate transistor liquid crystal display panel.
  • the trace impedances corresponding to the data lines at different positions in the liquid crystal display panel are inconsistent, and each channel corresponds to each data line, and the data line is used to transmit the charging voltage of the pixel, and each RGB sub-pixel has Charging by the corresponding data line, the charging voltage of the pixel corresponding to each trace in the same channel is different due to the inconsistency of the impedance of each trace.
  • Step S302 Obtain an actual thrust curve of each channel output end according to the obtained correlation curve between each trace impedance and the channel;
  • the specific process is: according to the obtained correlation curve of each trace impedance and the channel, the output voltages of the respective lines associated with each channel are obtained, and the thrust of each channel is preset. Since the impedance of each trace is fixed after the design and production of the liquid crystal display panel unit is completed, in order to ensure the charging voltage of the pixels corresponding to the respective traces, each channel in the existing IC chip has a preset thrust, and is preset. The thrust is equal, and at the same time, due to the inconsistency of the impedance of each trace, there may be a phenomenon that the channel thrust is insufficient.
  • the preset thrust in each channel causes the output voltage of each trace in the channel to reach a predetermined pixel charging voltage; if so, the actual thrust is the preset thrust in each channel; if not, Then, the output voltage of each trace in the channel is not up to a predetermined thrust voltage of the predetermined pixel charging voltage, so that the output voltage of each trace in the same channel reaches a predetermined pixel charging voltage, and the corrected preset thrust is taken as an actual thrust;
  • the actual thrust curve at the output end of each channel is obtained, as shown in Fig. 6, which is the correlation curve between each channel and the actual thrust in the IC chip.
  • Step S303 adjusting the cross-sectional area of the MOS tube at the output end of each channel according to the obtained actual thrust curve.
  • the specific process is: according to the obtained actual thrust curve of the output end of each channel, the thrust buffer of each channel is established, and the cross-sectional area of the MOS tube at the output end of each channel is adjusted; wherein, the cross-sectional area of the MOS tube at each output end of each channel and each The thrust of the channel is proportional.
  • the method for compensating the color shift of the liquid crystal display panel in the embodiment of the present invention includes: Step S401: Obtaining impedances of the traces of the fan-out traces of the liquid crystal display panel, and obtaining impedances of the traces according to the impedances of the traces obtained. Correlation curve of the channel;
  • the specific process is: calculating the impedance of each trace by the line length and the line width of each trace, and obtaining the correlation curve between each trace impedance and the channel according to the obtained trace impedance; wherein, the liquid crystal display panel is a multi-film Tri-gate transistor liquid crystal display panel.
  • the trace impedances corresponding to the data lines at different positions in the liquid crystal display panel are inconsistent, and each channel corresponds to each data line, and the data line is used to transmit the charging voltage of the pixel, and each RGB sub-pixel has Charging by the corresponding data line, the charging voltage of the pixel corresponding to each trace in the same channel is different due to the inconsistency of the impedance of each trace.
  • Step S402 Obtain an output voltage of each trace associated with each channel according to the obtained correlation curve between each trace impedance and the channel, and preset a thrust of each channel;
  • each channel in the existing IC chip Since the impedance of each trace is fixed after the design and production of the liquid crystal display panel unit is completed, in order to ensure the charging voltage of the pixels corresponding to the respective traces, each channel in the existing IC chip has a preset thrust, and is preset. The thrust is equal, and at the same time, due to the inconsistency of the impedance of each trace, there may be a phenomenon that the channel thrust is insufficient.
  • Step S403 determining whether the preset thrust of each channel is such that the output voltage of each trace in the channel reaches a predetermined pixel charging voltage; if yes, performing the next step S404; if not, performing the next step S405 ;
  • Step S404 the actual thrust is the preset thrust in each channel; after the actual thrust is obtained, the next step S406 is performed;
  • Step S405 correcting a preset thrust of the output voltage of each of the traces in the channel that does not reach a predetermined pixel charging voltage, so that the output voltages of the traces in the same channel reach a predetermined image. Charging voltage, and the corrected preset thrust is taken as the actual thrust; after the actual thrust is obtained, the next step S406 is performed;
  • Step S406 Obtain an actual thrust curve at the output end of each channel according to the obtained actual thrust; as shown in FIG. 6, the figure is a correlation curve between each channel and the actual thrust in the IC chip.
  • Step S407 Adjust the cross-sectional area of the MOS tube at the output end of each channel according to the obtained actual thrust curve.
  • the specific process is: according to the obtained actual thrust curve of the output end of each channel, the thrust buffer of each channel is established, and the cross-sectional area of the MOS tube at the output end of each channel is adjusted; wherein, the cross-sectional area of the MOS tube at each output end of each channel and each The thrust of the channel is proportional.
  • the cross-sectional area of the MOS transistor needs to be increased, so that the area of the chip needs to be enlarged, and the cost is greatly increased.
  • the actual thrust required for each channel can be obtained. Therefore, only the actual thrust curve of the output end of each channel can be obtained, and the cross-sectional area of the MOS tube at the output end of each channel can be adjusted as needed to reduce the cost.
  • FIG. 7 an embodiment of a color shift compensation system for a liquid crystal display panel of the present invention is shown.
  • FIG. 7 is a schematic structural diagram of a color shift compensation system of a liquid crystal display panel according to a third embodiment of the present invention.
  • the color shift compensation system of the liquid crystal display panel in the embodiment of the present invention includes: a first obtaining unit 710, a second obtaining unit 720, and an adjusting unit 730;
  • the first obtaining unit 710 is configured to obtain impedances of the traces when the fan-out traces of the liquid crystal display panel are obtained, and obtain correlation curves between the impedances of the traces and the channels according to the impedances of the traces obtained;
  • a second obtaining unit 720 configured to obtain an actual thrust curve at an output end of each channel according to the obtained correlation curve between each trace impedance and the channel;
  • the adjusting unit 730 is configured to adjust the cross-sectional area of the MOS tube at the output end of each channel according to the obtained actual thrust curve.
  • the liquid crystal display panel of the color shift compensation system of the liquid crystal display panel is a multi-film tri-gate transistor liquid crystal display panel; wherein the impedance of each trace in the system is based on the line length and line of each trace The width calculation is obtained; the cross-sectional area of the MOS tube at the output end of each channel in the system is proportional to the thrust of each channel.
  • the color shift compensation system of the liquid crystal display panel first obtains the impedance of each trace when the liquid crystal display panel unit is fan-out, and obtains the impedance of each trace according to the obtained trace impedance in the first acquiring unit 710. Correlation curve of each trace impedance and channel; secondly, according to the obtained correlation curve of each trace impedance and the channel, the thrust curve required at the output end of each channel is obtained in the second obtaining unit 720; and then, according to the obtained thrust curve, The size of the cross-sectional area of the MOS transistor at the output end of each channel in the adjustment unit 730.
  • each system unit included is only divided according to functional logic, but is not limited to the above division, as long as the corresponding function can be implemented;
  • the names are also for convenience of distinction from each other and are not intended to limit the scope of protection of the present invention.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Architecture (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

一种液晶显示面板的色偏补偿方法，该方法包括：获得液晶显示面板扇出状走线时的各走线阻抗，并根据获得的各走线阻抗，得到各走线阻抗与通道的关联曲线；根据得到的各走线阻抗与通道的关联曲线，获得各通道输出端的实际推力曲线；根据获得的实际推力曲线，调整各通道输出端MOS管的截面积大小。还提供一种液晶显示面板的色偏补偿系统。该色偏补偿方法和色偏补偿系统，解决了现有技术中液晶显示面板出现色偏的问题。

Description

一种液晶显示面板的色偏补偿方法及系统
本申请要求于 2013 年 12 月 20 日提交中国专利局、 申请号为 201310708359. X, 发明名称为 "一种液晶显示面板的色偏补偿方法及系统" 的中国专利申请的优先权， 上述专利的全部内容通过引用结合在本申请中。 技术领域
本发明涉及显示技术领域，尤其涉及一种液晶显示面板的色偏补偿方法 及系统。
背景技术
在传统的三栅极型（Tri-gate )液晶显示面板中， 晶体管源极侧的各通道 输出电压都一样， 其形成的推力相同， 为了保证晶体管在纯色模式下各数据 总线的电压值一致， 每个像素能够获得相等电位， 理论上要求晶体管源极侧 的对应单元扇出状走线时各通道的各走线阻抗都一致。
但是在窄边框的液晶显示面板中， 由于扇出状走线时边框走线区域面积 有限， 各走线阻抗 4艮难做到完全一致， 因两侧走线距离比中间长得多， 往往 表现为中间阻抗小， 两侧阻抗大， 因此对应在数据总线上的两侧电压比中间 电压迟滞严重，一旦像素充电时间不足，像素保持的电位并未达到理想电位， 在显示上表现为 R或 G或 B亮度偏暗。 尤其是在窄边框液晶显示面板为单 薄膜三栅极晶体管液晶显示面板中， 体现为在 R+G、 G+B或 B+R等灰阶混 色画面会出现严重的两侧色偏， 偏色情况分别为： 偏绿、 偏蓝或偏红。 而在 窄边框液晶显示面板为多薄膜三栅极晶体管液晶显示面板中，体现为出现垂 直区块色偏。
以单薄膜三栅极晶体管液晶显示面板出现 R+G灰阶混色画面为例， 请 参见图 1 , 晶体管源极侧通道在单元中间以及两边输出电压变化过程对应的 数据曲线示意图， 对应得到输出电压与通道的关联曲线为 A、 B、 C三点的 曲线， 请参见图 2, 其中两侧 C点曲线中像素电压迟滞较严重， 使得像 素电压上升或下降时间緩慢。 当讯源输出 R+G灰阶混色画面 （R: 255灰、 G: 255灰、 B: 0灰） 时， 电压经输出端及 WOA (Wiring On Array, 阵列走 线）的迟滞后， 由于在 B和 C各通道中每个像素的 R无法充电到 255灰阶， 每个像素的 B也不能迅速放电到 0灰阶， 因此出现色偏现象，体现为中间部 分呈黄色， 两侧呈绿色。
发明内容
本发明实施例所要解决的技术问题在于，提供一种液晶显示面板的色偏 补偿方法及系统， 解决现有技术中液晶显示面板出现色偏的问题。
为了解决上述技术问题， 本发明采用的第一种技术方案为： 一种液晶显 示面板的色偏补偿方法， 其中， 液晶显示面板的色偏补偿方法包括： 获得液晶显示面板扇出状走线时的各走线阻抗， 并根据所述获得的各走 线阻抗， 得到各走线阻抗与通道的关联曲线；
根据所述得到的各走线阻抗与通道的关联曲线，获得各通道输出端的实 际推力曲线；
根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大 小。
其中， 所述各走线阻抗根据各走线的线长以及线宽计算获得。 其中， 根据所述得到的各走线阻抗与通道的关联曲线， 获得各通道输出 端的实际推力曲线的具体步骤包括：
根据所述得到的各走线阻抗与通道的关联曲线，获得与各通道关联的各 走线的输出电压， 并预设各通道的推力； 判断每一通道的预设推力是否使得所述通道中各走线的输出电压均达 到预定的像素充电电压；
如果是， 则实际推力为所述每一通道中的预设推力； 如果否， 则修正所 述通道中各走线的输出电压未达到预定的像素充电电压的预设推力，使得在 同一通道中所述各走线的输出电压均达到预定的像素充电电压， 并将所述修 正的预设推力作为实际推力；
根据所述得到的实际推力， 获得各通道输出端的实际推力曲线。
其中， 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截 面积大小的步骤具体为：
根据所述获得的实际推力曲线， 建立各通道推力緩冲区， 并调整各通道 输出端 MOS管的截面积大小。
其中， 所述各通道输出端 MOS管的截面积大小与所述各通道的推力成 正比。
其中， 所述液晶显示面板为多薄膜三栅极晶体管液晶显示面板。
为了解决上述技术问题， 本发明采用的第二种技术方案为： 一种液晶显 示面板的色偏补偿方法， 其中， 液晶显示面板的色偏补偿方法包括：
获得液晶显示面板扇出状走线时的各走线阻抗， 并根据所述获得的各走 线阻抗， 得到各走线阻抗与通道的关联曲线；
根据所述得到的各走线阻抗与通道的关联曲线，获得与各通道关联的各 走线的输出电压， 并预设各通道的推力；
判断每一通道的预设推力是否使得所述通道中各走线的输出电压均达 到预定的像素充电电压；
如果是， 则实际推力为所述每一通道中的预设推力； 如果否， 则修正所 述通道中各走线的输出电压未达到预定的像素充电电压的预设推力，使得在 同一通道中所述各走线的输出电压均达到预定的像素充电电压， 并将所述修 正的预设推力作为实际推力；
根据所述得到的实际推力， 获得各通道输出端的实际推力曲线； 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大 小。
其中， 所述各走线阻抗根据各走线的线长以及线宽计算获得。 其中， 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截 面积大小的步骤具体为： 根据所述获得的实际推力曲线， 建立各通道推力緩冲区， 并调整各通道 输出端 MOS管的截面积大小。
其中， 所述各通道输出端 MOS管的截面积大小与所述各通道的推力成 正比。
其中， 所述液晶显示面板为多薄膜三栅极晶体管液晶显示面板。
为了解决上述技术问题， 本发明采用的第三种技术方案为： 一种液晶显 示面板的色偏补偿系统， 其中， 液晶显示面板的色偏补偿系统包括： 第一获 取单元、 第二获取单元和调整单元； 其中， 所述第一获取单元， 用于获得液晶显示面板扇出状走线时的各走线阻 抗， 并根据所述获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线； 所述第二获取单元， 用于根据所述得到的各走线阻抗与通道的关联曲 线， 获得各通道输出端的实际推力曲线；
所述调整单元， 用于根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大小。
其中， 所述各走线阻抗根据各走线的线长以及线宽计算获得。 其中， 所述各通道输出端 MOS管的截面积大小与所述各通道的推力成 正比。
其中， 所述液晶显示面板为多薄膜三栅极晶体管液晶显示面板。 实施本发明实施例， 具有如下有益效果：
1、 通过在晶体管源极侧各通道均设计推力， 该推力根据各走线的像素 充电电压而变化， 使得各走线的输出电压均达到像素充电电压， 从而解决了 现有技术中液晶显示面板在灰阶混色画面的推力不足带来的色偏问题，提升 了画面显示质量；
2、 由于设计的推力与各通道输出端 MOS管的截面积大小成正比， 当需 要的推力越小， 则 MOS管的截面积越小， 当需要的推力越大， 则 MOS管 的截面积越大， 从而大大减小了芯片的尺寸大小， 降低了设计成本。
附图说明
图 1为现有技术液晶显示面板中单薄膜三栅极晶体管源极侧通道输出电 压变化过程对应的数据曲线示意图；
图 2为图 l A、 B、 C三点输出电压与通道的关联曲线；
图 3 为本发明第一实施例提供的液晶显示面板的色偏补偿方法的流程 图；
图 4 为本发明第二实施例提供的液晶显示面板的色偏补偿方法的流程 图；
图 5为本发明第一、第二实施例提供的液晶显示面板中不同位置上数据 线与走线阻抗的关联曲线；
图 6为本发明第一、 第二实施例提供的 IC芯片中各通道与实际推力的 关联曲线； 图 7为本发明第三实施例提供的液晶显示面板的色偏补偿系统的结构示 意图。
具体实施方式
下面参考附图对本发明的优选实施例进行描述。
结合参见图 3至图 6,为本发明液晶显示面板的色偏补偿方法的实施例。 如图 3所示， 为本发明第一实施例提供的液晶显示面板的色偏补偿方法 的流程图。 本发明实施例中液晶显示面板的色偏补偿方法包括：
步骤 S301、 获得液晶显示面板扇出状走线的各走线阻抗， 并根据所述 获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线；
具体过程为， 通过各走线的线长以及线宽计算出各走线的阻抗， 并根据 获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线； 其中， 液晶显示面 板为多薄膜三栅极晶体管液晶显示面板。
如图 5所示， 液晶显示面板中不同位置上数据线对应的走线阻抗是不一 致的， 每个通道对应每一条数据线， 该数据线用于传输像素的充电电压， 每 一个 RGB子像素都由对应的数据线充电， 由于各走线阻抗的不一致从而导 致同一通道中各走线对应的像素的充电电压是不同的。
步骤 S302、 根据所述得到的各走线阻抗与通道的关联曲线， 获得各通 道输出端的实际推力曲线；
具体过程为， 根据得到的各走线阻抗与通道的关联曲线， 获得与各通道 关联的各走线的输出电压， 并预设各通道的推力。 由于各走线阻抗在液晶显 示面板单元设计和生产完成后就固定了， 为了保证各走线对应的像素的充电 电压， 在现有的 IC芯片中各通道均有一个预设推力， 并且预设的推力都等 同， 同时由于各走线阻抗的不一致， 因而会出现有的通道推力不够的现象。 下一步， 判断每一通道中的预设推力是否使得该通道中各走线的输出电 压均达到预定的像素充电电压； 如果是， 则实际推力为每一通道中的预设推力； 如果否， 则修正通道中 各走线的输出电压未达到预定的像素充电电压的预设推力，使得在同一通道 中各走线的输出电压均达到预定的像素充电电压， 并将修正的预设推力作为 实际推力；
根据得到的实际推力，获得各通道输出端的实际推力曲线，如图 6所示， 该图为 IC芯片中各通道与实际推力的关联曲线。
步骤 S303、 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管 的截面积大小。
具体过程为， 根据获得的各通道输出端的实际推力曲线， 建立各通道推 力緩冲区， 并调整各通道输出端 MOS管的截面积大小； 其中， 各通道输出 端 MOS管的截面积大小与各通道的推力成正比。
MOS 管的截面积越大， 单位时间通过的电荷就越多， 所以能流过的电 流越大， 表现出来就是通道中的推力增大， 若 MOS管的截面积较小， 当走 线阻抗较大时， 影响数据波形变化速度（如图 2中所示 B、 C两点）， 上升 时间和下降时间都会变大， 最坏的可能就是到达的像素电压并非实际预定的 像素电压 （如图 2中所示 B、 C两点与 A点的关系）， 从而出现色偏现象。 为了解决色偏现象， 如果同时增加 IC芯片各通道的推力， 就需要增大 MOS 管的截面积， 从而导致其芯片的面积需要变大， 成本大幅提高。 本实施例可 以获得各通道所需的实际推力， 因此只需要根据获得的各通道输出端的实际 推力曲线， 即可按需分配来调整各通道输出端 MOS管的截面积大小， 以降 低成本。 如图 4所示， 为本发明第二实施例提供的液晶显示面板的色偏补偿方法 的流程图。 本发明实施例中液晶显示面板的色偏补偿方法包括： 步骤 S401、 获得液晶显示面板扇出状走线的各走线阻抗， 并根据所述 获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线；
具体过程为， 通过各走线的线长以及线宽计算出各走线的阻抗， 并根据 获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线； 其中， 液晶显示面 板为多薄膜三栅极晶体管液晶显示面板。
如图 5所示， 液晶显示面板中不同位置上数据线对应的走线阻抗是不一 致的， 每个通道对应每一条数据线， 该数据线用于传输像素的充电电压， 每 一个 RGB子像素都由对应的数据线充电， 由于各走线阻抗的不一致从而导 致同一通道中各走线对应的像素的充电电压是不同的。
步骤 S402、 根据所述得到的各走线阻抗与通道的关联曲线， 获得与各 通道关联的各走线的输出电压， 并预设各通道的推力；
由于各走线阻抗在液晶显示面板单元设计和生产完成后就固定了， 为了 保证各走线对应的像素的充电电压， 在现有的 IC芯片中各通道均有一个预 设推力， 并且预设的推力都等同， 同时由于各走线阻抗的不一致， 因而会出 现有的通道推力不够的现象。
步骤 S403、 判断每一通道的预设推力是否使得所述通道中各走线的输 出电压均达到预定的像素充电电压； 如果是， 则执行下一步骤 S404; 如果 否， 则执行下一步骤 S405;
步骤 S404、 实际推力为所述每一通道中的预设推力； 待获得所述实际 推力后， 则执行下一步骤 S406;
步骤 S405、 修正所述通道中各走线的输出电压未达到预定的像素充电 电压的预设推力，使得在同一通道中所述各走线的输出电压均达到预定的像 素充电电压， 并将所述修正的预设推力作为实际推力； 待获得所述实际推力 后， 则执行下一步骤 S406;
步骤 S406、 根据所述得到的实际推力， 获得各通道输出端的实际推力 曲线； 如图 6所示， 该图为 IC芯片中各通道与实际推力的关联曲线。
步骤 S407、 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管 的截面积大小。
具体过程为， 根据获得的各通道输出端的实际推力曲线， 建立各通道推 力緩冲区， 并调整各通道输出端 MOS管的截面积大小； 其中， 各通道输出 端 MOS管的截面积大小与各通道的推力成正比。
MOS 管的截面积越大， 单位时间通过的电荷就越多， 所以能流过的电 流越大， 表现出来就是通道中的推力增大， 若 MOS管的截面积较小， 当走 线阻抗较大时， 影响数据波形变化速度（如图 2中所示 B、 C两点）， 上升 时间和下降时间都会变大， 最坏的可能就是到达的像素电压并非实际预定的 像素电压 （如图 2中所示 B、 C两点与 A点的关系）， 从而出现色偏现象。 为了解决色偏现象， 如果同时增加 IC芯片各通道的推力， 就需要增大 MOS 管的截面积， 从而导致其芯片的面积需要变大， 成本大幅提高。 本实施例可 以获得各通道所需的实际推力， 因此只需要根据获得的各通道输出端的实际 推力曲线， 即可按需分配来调整各通道输出端 MOS管的截面积大小， 以降 低成本。
结合参见图 7, 为本发明液晶显示面板的色偏补偿系统的实施例。
如图 7所示， 为本发明第三实施例提供的液晶显示面板的色偏补偿系统 的结构示意图。 本发明实施例中的液晶显示面板的色偏补偿系统包括： 第一获取单元 710、 第二获取单元 720和调整单元 730; 其中， 第一获取单元 710,用于获得液晶显示面板扇出状走线时的各走线阻抗， 并根据所述获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线；
第二获取单元 720,用于根据所述得到的各走线阻抗与通道的关联曲线， 获得各通道输出端的实际推力曲线；
调整单元 730, 用于根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大小。
在本发明实施例中， 液晶显示面板的色偏补偿系统中液晶显示面板为多 薄膜三栅极晶体管液晶显示面板； 其中， 该系统中的各走线的阻抗根据各走 线的线长以及线宽计算获得的； 该系统中各通道输出端 MOS管的截面积大 小与各通道的推力成正比。
在本发明实施例中， 液晶显示面板的色偏补偿系统首先获得液晶显示面 板单元扇出状走线时的各走线阻抗， 并根据获得的各走线阻抗， 在第一获取 单元 710中得到各走线阻抗与通道的关联曲线； 其次， 根据得到的各走线阻 抗与通道的关联曲线，在第二获取单元 720中获得各通道输出端需要的推力 曲线； 然后， 根据获得的推力曲线， 在调整单元 730中各通道输出端 MOS 管的截面积大小。
实施本发明实施例， 具有如下有益效果：
1、 通过在晶体管源极侧各通道均设计推力， 该推力根据各走线的像素 充电电压而变化， 使得各走线的输出电压均达到像素充电电压， 从而解决了 现有技术中液晶显示面板在灰阶混色画面的推力不足带来的色偏问题，提升 了画面显示质量；
2、 由于设计的推力与各通道输出端 MOS管的截面积大小成正比， 当需 要的推力越小， 则 MOS管的截面积越小， 当需要的推力越大， 则 MOS管 的截面积越大， 从而大大减小了芯片的尺寸大小， 降低了设计成本。
值得注意的是， 上述系统实施例中， 所包括的各个系统单元只是按照功 能逻辑进行划分的， 但并不局限于上述的划分， 只要能够实现相应的功能即 可； 另外， 各功能单元的具体名称也只是为了便于相互区分， 并不用于限制 本发明的保护范围。
本领域普通技术人员可以理解实现上述实施例方法中的全部或部分步 骤是可以通过程序来指令相关的硬件来完成， 所述的程序可以存储于一计算 机可读取存储介质中， 所述的存储介质， 如 ROM/RAM、 磁盘、 光盘等。
以上所揭露的仅为本发明较佳实施例而已， 当然不能以此来限定本发明 之权利范围， 因此依本发明权利要求所作的等同变化， 仍属本发明所涵盖的 范围。

Claims

权 利 要 求
1、 一种液晶显示面板的色偏补偿方法， 其中， 所述方法包括： 获得液晶显示面板扇出状走线的各走线阻抗， 并根据所述获得的各走线 阻抗， 得到各走线阻抗与通道的关联曲线；
根据所述得到的各走线阻抗与通道的关联曲线， 获得各通道输出端的实 际推力曲线；
根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大 小。
2、 如权利要求 1 所述的方法， 其中， 所述各走线阻抗根据各走线的线 长以及线宽计算获得。
3、 如权利要求 1 所述的方法， 其中， 根据所述得到的各走线阻抗与通 道的关联曲线， 获得各通道输出端的实际推力曲线的具体步骤包括：
根据所述得到的各走线阻抗与通道的关联曲线，获得与各通道关联的各 走线的输出电压， 并预设各通道的推力；
判断每一通道中的预设推力是否使得所述通道中各走线的输出电压均 达到预定的像素充电电压；
如果是， 则实际推力为所述每一通道中的预设推力； 如果否， 则修正所 述通道中各走线的输出电压未达到预定的像素充电电压的预设推力，使得在 同一通道中所述各走线的输出电压均达到预定的像素充电电压， 并将所述修 正的预设推力作为实际推力；
根据所述得到的实际推力， 获得各通道输出端的实际推力曲线。
4、 如权利要求 1 所述的方法， 其中， 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大小的步骤具体为： 根据所述获得的实际推力曲线， 建立各通道推力緩冲区， 并调整各通道 输出端 MOS管的截面积大小。
5、 如权利要求 4所述的方法， 其中， 所述各通道输出端 MOS管的截面 积大小与所述各通道的推力成正比。
6、 如权利要求 1 所述的方法， 其中， 所述液晶显示面板为多薄膜三栅 极晶体管液晶显示面板。
7、 一种液晶显示面板的色偏补偿方法， 其中， 所述方法包括： 获得液晶显示面板扇出状走线时的各走线阻抗， 并根据所述获得的各走 线阻抗， 得到各走线阻抗与通道的关联曲线；
根据所述得到的各走线阻抗与通道的关联曲线，获得与各通道关联的各 走线的输出电压， 并预设各通道的推力；
判断每一通道的预设推力是否使得所述通道中各走线的输出电压均达 到预定的像素充电电压；
如果是， 则实际推力为所述每一通道中的预设推力； 如果否， 则修正所 述通道中各走线的输出电压未达到预定的像素充电电压的预设推力，使得在 同一通道中所述各走线的输出电压均达到预定的像素充电电压， 并将所述修 正的预设推力作为实际推力；
根据所述得到的实际推力， 获得各通道输出端的实际推力曲线； 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大 小。
8、 如权利要求 7所述的方法， 其中， 所述各走线阻抗根据各走线的线 长以及线宽计算获得。
9、 如权利要求 7所述的方法， 其中， 根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大小的步骤具体为：
根据所述获得的实际推力曲线， 建立各通道推力緩冲区， 并调整各通道 输出端 MOS管的截面积大小。
10、 如权利要求 9所述的方法， 其中， 所述各通道输出端 MOS管的截 面积大小与所述各通道的推力成正比。
11、 如权利要求 7所述的方法， 其中， 所述液晶显示面板为多薄膜三栅 极晶体管液晶显示面板。
12、 一种液晶显示面板的色偏补偿系统， 其中， 所述系统包括： 第一获 取单元、 第二获取单元和调整单元； 其中，
所述第一获取单元， 用于获得液晶显示面板扇出状走线时的各走线阻 抗， 并根据所述获得的各走线阻抗， 得到各走线阻抗与通道的关联曲线； 所述第二获取单元， 用于根据所述得到的各走线阻抗与通道的关联曲 线， 获得各通道输出端的实际推力曲线；
所述调整单元， 用于根据所述获得的实际推力曲线， 调整各通道输出端 MOS管的截面积大小。
13、 如权利要求 12所述的系统， 其中， 所述各走线阻抗根据各走线的 线长以及线宽计算获得。
14、 如权利要求 12所述的系统， 其中， 所述各通道输出端 MOS管的截 面积大小与所述各通道的推力成正比。
15、 如权利要求 12所述的系统， 其中， 所述液晶显示面板为多薄膜三 栅极晶体管液晶显示面板。
PCT/CN2014/070173 2013-12-20 2014-01-06 一种液晶显示面板的色偏补偿方法及系统 WO2015089920A1 (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2016539930A JP2017501444A (ja) 2013-12-20 2014-01-06 液晶表示パネルの色ズレ補償方法及びシステム
KR1020167016329A KR101880834B1 (ko) 2013-12-20 2014-01-06 액정 표시 패널의 컬러 캐스트 보상 방법 및 시스템
US14/239,337 US9256087B2 (en) 2013-12-20 2014-01-06 Color cast compensation method and system for liquid crystal display panel
GB1610554.6A GB2536587B (en) 2013-12-20 2014-01-06 Color cast compensation method and system for liquid crystal display panel
RU2016123717A RU2648939C1 (ru) 2013-12-20 2014-01-06 Способ и система для компенсации цветовых оттенков на панели жидкокристаллического дисплея

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201310708359.XA CN103745698B (zh) 2013-12-20 2013-12-20 一种液晶显示面板的色偏补偿方法及系统
CN201310708359.X 2013-12-20

Publications (1)

Publication Number Publication Date
WO2015089920A1 true WO2015089920A1 (zh) 2015-06-25

Family

ID=50502711

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2014/070173 WO2015089920A1 (zh) 2013-12-20 2014-01-06 一种液晶显示面板的色偏补偿方法及系统

Country Status (7)

Country Link
US (1) US9256087B2 (zh)
JP (1) JP2017501444A (zh)
KR (1) KR101880834B1 (zh)
CN (1) CN103745698B (zh)
GB (1) GB2536587B (zh)
RU (1) RU2648939C1 (zh)
WO (1) WO2015089920A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105976748A (zh) * 2016-07-01 2016-09-28 武汉华星光电技术有限公司 显示面板驱动装置及显示装置
CN107248388B (zh) 2017-07-03 2019-07-16 京东方科技集团股份有限公司 驱动装置、驱动方法以及显示装置
CN110111714A (zh) * 2019-04-16 2019-08-09 福建华佳彩有限公司 一种商用显示器源极走线电压的补偿方法
CN116264849A (zh) 2021-10-15 2023-06-16 京东方科技集团股份有限公司 显示基板及显示装置
CN113658566B (zh) * 2021-10-20 2022-01-25 惠科股份有限公司 显示面板亮度调节方法、显示面板及显示器

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101800035A (zh) * 2009-02-05 2010-08-11 瀚宇彩晶股份有限公司 液晶显示装置及其驱动方法
CN101907808A (zh) * 2007-03-05 2010-12-08 友达光电股份有限公司 主动组件阵列基板及其驱动方法
CN103035191A (zh) * 2011-10-06 2013-04-10 夏普株式会社 图像处理方法、控制电路、面板和显示器
CN103310752A (zh) * 2013-06-05 2013-09-18 合肥京东方光电科技有限公司 伽马电压调整方法及伽马电压调整系统
CN103323990A (zh) * 2013-06-28 2013-09-25 深圳市华星光电技术有限公司 一种液晶显示面板及液晶显示装置

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3275991B2 (ja) * 1994-07-27 2002-04-22 シャープ株式会社 アクティブマトリクス型表示装置及びその駆動方法
JP2001005029A (ja) * 1999-06-18 2001-01-12 Toshiba Corp 液晶表示装置
JP3832627B2 (ja) * 2000-08-10 2006-10-11 シャープ株式会社 信号線駆動回路、画像表示装置および携帯機器
JP4472155B2 (ja) * 2000-10-31 2010-06-02 富士通マイクロエレクトロニクス株式会社 液晶表示装置用データドライバ
KR100874637B1 (ko) * 2001-12-20 2008-12-17 엘지디스플레이 주식회사 라인 온 글래스형 액정표시장치
KR100674919B1 (ko) * 2004-11-06 2007-01-26 삼성전자주식회사 팬-아웃 라인 저항에 무관하게 개선된 화질을 제공하는ｌｃｄ용 게이트 구동 집적 회로
KR101106558B1 (ko) * 2004-12-28 2012-01-19 엘지디스플레이 주식회사 블랙매트릭스와 이를 포함하는 액정표시장치
JP2007041229A (ja) * 2005-08-02 2007-02-15 Toshiba Matsushita Display Technology Co Ltd アクティブマトリクス型液晶表示装置
KR101471225B1 (ko) * 2007-05-25 2014-12-09 소니 주식회사 표시 장치, 영상 신호 처리 방법 및 기록 매체
CN101521492B (zh) * 2008-02-29 2013-09-11 瑞昱半导体股份有限公司 阻抗匹配电路及其相关方法
CN101673003B (zh) * 2009-10-15 2012-10-17 友达光电股份有限公司 扇出线路以及显示面板
US20110147840A1 (en) * 2009-12-23 2011-06-23 Cea Stephen M Wrap-around contacts for finfet and tri-gate devices
KR101292046B1 (ko) * 2009-12-29 2013-08-01 엘지디스플레이 주식회사 액정 표시 장치
KR20120033622A (ko) * 2010-09-30 2012-04-09 삼성전자주식회사 표시 패널의 구동 방법 및 이를 수행하기 위한 표시 장치
JP5778485B2 (ja) * 2011-06-03 2015-09-16 ルネサスエレクトロニクス株式会社 パネル表示装置のデータドライバ
US8791893B2 (en) * 2011-11-15 2014-07-29 Shenzhen China Star Optoelectronics Technology Co., Ltd. Output compensation circuit and output compensation method for LCD data drive IC, and LCD

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101907808A (zh) * 2007-03-05 2010-12-08 友达光电股份有限公司 主动组件阵列基板及其驱动方法
CN101800035A (zh) * 2009-02-05 2010-08-11 瀚宇彩晶股份有限公司 液晶显示装置及其驱动方法
CN103035191A (zh) * 2011-10-06 2013-04-10 夏普株式会社 图像处理方法、控制电路、面板和显示器
CN103310752A (zh) * 2013-06-05 2013-09-18 合肥京东方光电科技有限公司 伽马电压调整方法及伽马电压调整系统
CN103323990A (zh) * 2013-06-28 2013-09-25 深圳市华星光电技术有限公司 一种液晶显示面板及液晶显示装置

Also Published As

Publication number Publication date
CN103745698A (zh) 2014-04-23
US20150177546A1 (en) 2015-06-25
JP2017501444A (ja) 2017-01-12
GB2536587A (en) 2016-09-21
US9256087B2 (en) 2016-02-09
KR101880834B1 (ko) 2018-07-20
RU2016123717A (ru) 2017-12-18
GB201610554D0 (en) 2016-08-03
CN103745698B (zh) 2016-01-20
RU2648939C1 (ru) 2018-03-28
GB2536587B (en) 2020-10-28
KR20160087878A (ko) 2016-07-22

Similar Documents

Publication Publication Date Title
WO2015089920A1 (zh) 一种液晶显示面板的色偏补偿方法及系统
WO2017143669A1 (zh) Mura补偿电路和方法、驱动电路和显示装置
US20160253949A1 (en) Grayscale value setting method for liquid crystal panel and liquid crystal display
KR20170076752A (ko) 액정 패널 및 그 구동 방법
KR101980025B1 (ko) 이미지 디스플레이 방법 및 디스플레이 시스템
WO2016074420A1 (zh) 数据电压补偿方法、数据电压补偿装置和显示装置
KR101980027B1 (ko) 액정 패널 및 그 구동 방법
KR101943865B1 (ko) 감마 전압 생성 모듈 및 액정 패널
US9548033B2 (en) Liquid crystal display and method for driving the same
WO2005111979A1 (ja) クロストーク解消回路、液晶表示装置、及び表示制御方法
US20160019824A1 (en) Method of driving display panel and display apparatus for performing the same
KR101980461B1 (ko) 액정 패널의 그레이 스케일 값 설정 방법 및 액정 디스플레이 기기
US20130235011A1 (en) LCD Panel Driving Method, Display Drive Circuit, and LCD Device
US20150221273A1 (en) Liquid crystal display device and method for driving the same
TW201608704A (zh) 低色偏之顯示面板
WO2020211149A1 (zh) 像素充电方法及显示装置
CN103824548B (zh) 显示面板的驱动方法及显示面板
WO2010021183A1 (ja) データ処理装置、液晶表示装置、テレビジョン受像機、およびデータ処理方法
WO2017190428A1 (zh) 显示面板的驱动方法及包括其的显示装置
KR102174474B1 (ko) 표시장치 및 그것의 구동 방법
WO2016206247A1 (zh) 修正lcd显示效果的驱动电路和方法、以及液晶显示装置
US10109229B2 (en) Display panel driving circuit and compensation method thereof
TWI485692B (zh) 源極驅動裝置及顯示面板的驅動方法
CN106782401A (zh) 显示器的控制方法
US20190385496A1 (en) Display panel driving method with real-time sense and display device thereof

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14239337

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14872851

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2016123717

Country of ref document: RU

Kind code of ref document: A

Ref document number: 2016539930

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20167016329

Country of ref document: KR

Kind code of ref document: A

Ref document number: 201610554

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20140106

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14872851

Country of ref document: EP

Kind code of ref document: A1