WO2015066971A1 - 一种结调制型隧穿场效应晶体管及其制备方法 - Google Patents
一种结调制型隧穿场效应晶体管及其制备方法 Download PDFInfo
- Publication number
- WO2015066971A1 WO2015066971A1 PCT/CN2014/070352 CN2014070352W WO2015066971A1 WO 2015066971 A1 WO2015066971 A1 WO 2015066971A1 CN 2014070352 W CN2014070352 W CN 2014070352W WO 2015066971 A1 WO2015066971 A1 WO 2015066971A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- vertical channel
- effect transistor
- field effect
- channel region
- Prior art date
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 15
- 238000002353 field-effect transistor method Methods 0.000 title description 2
- 230000005669 field effect Effects 0.000 claims abstract description 21
- 238000000034 method Methods 0.000 claims abstract description 16
- 230000005641 tunneling Effects 0.000 claims description 38
- 238000002955 isolation Methods 0.000 claims description 20
- 239000000463 material Substances 0.000 claims description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 13
- 229920005591 polysilicon Polymers 0.000 claims description 13
- 239000004065 semiconductor Substances 0.000 claims description 13
- 239000000758 substrate Substances 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 12
- 238000005468 ion implantation Methods 0.000 claims description 12
- 239000012535 impurity Substances 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 4
- 229910052732 germanium Inorganic materials 0.000 claims description 4
- 239000012212 insulator Substances 0.000 claims description 4
- 230000003647 oxidation Effects 0.000 claims description 4
- 238000007254 oxidation reaction Methods 0.000 claims description 4
- 238000000206 photolithography Methods 0.000 claims description 4
- 230000008021 deposition Effects 0.000 claims description 3
- 238000001465 metallisation Methods 0.000 claims description 3
- 239000010703 silicon Substances 0.000 claims description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 2
- 238000005229 chemical vapour deposition Methods 0.000 claims description 2
- 229910017052 cobalt Inorganic materials 0.000 claims description 2
- 239000010941 cobalt Substances 0.000 claims description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 2
- 150000001875 compounds Chemical class 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- 229910052759 nickel Inorganic materials 0.000 claims description 2
- 238000005240 physical vapour deposition Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 claims 15
- 229910052581 Si3N4 Inorganic materials 0.000 claims 1
- 239000011241 protective layer Substances 0.000 claims 1
- 238000004151 rapid thermal annealing Methods 0.000 claims 1
- 230000000694 effects Effects 0.000 abstract description 11
- 230000003071 parasitic effect Effects 0.000 abstract description 5
- 230000004888 barrier function Effects 0.000 abstract description 3
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- SBEQWOXEGHQIMW-UHFFFAOYSA-N silicon Chemical compound [Si].[Si] SBEQWOXEGHQIMW-UHFFFAOYSA-N 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7391—Gated diode structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66977—Quantum effect devices, e.g. using quantum reflection, diffraction or interference effects, i.e. Bragg- or Aharonov-Bohm effects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3085—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66356—Gated diodes, e.g. field controlled diodes [FCD], static induction thyristors [SITh], field controlled thyristors [FCTh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0676—Nanowires or nanotubes oriented perpendicular or at an angle to a substrate
Definitions
- TECHNICAL FIELD The present invention relates to field effect transistor logic devices and circuits in CMOS Very Large Integrated Circuits (ULSI), and more particularly to a junction modulation tunneling field effect transistor and a method of fabricating the same.
- ULSI Very Large Integrated Circuits
- TFETs tunneling field effect transistors
- TFETs have many excellent characteristics such as low leakage current, low subthreshold slope, low operating voltage and low power consumption.
- TFETs face the problem of small on-state current.
- MOSFET devices the application of TFET devices is greatly limited.
- TFET devices with steep subthreshold slopes are also experimentally difficult to implement because it is difficult to achieve a steep doping concentration gradient at the source junction so that the electric field at the tunnel junction is not large enough when the device is turned on. This causes the subthreshold slope of the TFET to degrade relative to the theoretical value.
- An object of the present invention is to provide a junction modulation tunneling field effect transistor and a method of fabricating the same.
- the device is equivalent to achieve a steep source junction doping concentration under conditions compatible with existing CMOS processes, significantly optimizing the subthreshold slope of the TFET device while simultaneously increasing the on current of the device, and There is a gate uncovered region between the gate and the drain, which effectively suppresses the bipolar conduction effect of the device and suppresses the parasitic tunneling current at the source junction angle of the small size.
- the tunneling field effect transistor of the present invention comprises a semiconductor substrate (1), a vertical channel region (2), a highly doped source region (4), and a low doped drain region (8). a gate dielectric layer (5) and a control gate (6), and a gate electrode (9) connected to the control gate (6), a source electrode (10) connected to the highly doped source region (4), and a low-doped drain region (8) connected to the drain electrode (11), characterized in that the semiconductor substrate (1) is above the vertical channel region (2), and the vertical channel region (2) is in the shape of a rectangular parallelepiped;
- the lower side of the track region (2) is the gate dielectric layer (5) and the control gate (6), the other side is the highly doped source region (4), and the low doped drain region (8) is located in the vertical channel region (2).
- the low-doped drain region (8) and the control gate (6) are isolated regions (7), the low-doped drain region (8) and the highly doped source region (4) are doped with different doping types. impurity doping concentration, and a low-doped drain region (8) between 5xl0 17 cm_ 3 to lxl0 19 cm_ 3, the doping concentration of the high doped source region (4) at lxl0 19 cm_ 3 to lxl0 21 cm_ Between 3 The doping concentration of the semiconductor substrate (1) is between lxl0 14 C m- 3 to lxl0 17 cm- 3 .
- the rectangular parallelepiped vertical channel region (2) has the same length and width, and is less than one times the source depletion layer width, the source depletion layer width ranges from 25 ⁇ to 1.5 ⁇ , and the vertical channel region (2) has a height greater than The length and width of the vertical channel region (2) are 1.5:1-5:1.
- the vertical distance between the low doped drain region (8) and the control gate (6) is 10 ⁇ - 1 ⁇ .
- the method for preparing the tunneling field effect transistor includes the following steps:
- ion implantation forms a highly doped source region surrounding all four sides of the vertical channel region; photolithography exposes only one highly doped source region and etches, and the etching depth is greater than the ion implantation depth , leaving only the highly doped source region surrounded by three sides;
- the semiconductor substrate material in the step (1) is selected from the group consisting of Si, Ge, SiGe, GaAs or other II-VI, III-V and IV-IV binary or ternary compound semiconductors, Silicon on insulator (SOI) or germanium on insulator (GOI).
- the gate dielectric layer material in the step (3) is selected from the group consisting of SiO 2 , Si 3 N 4 and high-k gate dielectric materials.
- the method of growing the gate dielectric layer in the step (3) is selected from one of the following methods: conventional thermal oxidation, nitrogen-doped thermal oxidation, chemical vapor deposition, and physical vapor deposition.
- the control gate material in the step (3) is selected from the group consisting of doped polysilicon, metallic cobalt, nickel, and other metals or metal silicides.
- the technical effects of the present invention are as follows: 1.
- the PN junction provided by the highly doped source region surrounded by the three sides of the vertical channel region of the tunneling field effect transistor of the present invention can effectively deplete the channel region, so that the channel energy band of the lower surface of the gate is improved.
- the device has band tunneling, a steeper energy band and a narrower tunneling barrier width than the conventional TFET can be obtained, and the effect of the steep tunneling junction doping concentration gradient is equivalently realized, thereby greatly Improve the subthreshold characteristics of conventional TFETs.
- the three-sided enclosing structure of the invention can more effectively modulate the tunneling junction and obtain a more steep Subthreshold characteristics. 2.
- the design of the vertical channel region of the present invention can effectively increase the tunneling area without increasing the area of the active region.
- the tunneling area is determined by the interface between the highly doped source region and the gate, as shown in FIG. The area enclosed by the dotted line is shown.
- the increase in tunneling area is beneficial to further increase the on-state current of the device.
- the present invention employs a short gate design in which the gate electrode partially covers the channel region, and there is a gap between the gate and the drain. This design can not only effectively suppress the tunneling at the drain junction, that is, the bipolar conduction effect in the conventional TFET, but also effectively reduce the influence of the gate electrode on the uncovered region, thereby suppressing the tunneling of the small-sized parasitic tunneling junction.
- the area where the parasitic tunneling junction occurs is shown in the position shown by point B in la.
- the device preparation process is simple, and the preparation method is fully compatible with the conventional MOSFET process.
- the device structure uses a vertical channel region to increase the tunneling area of the device.
- the design of the channel region surrounded by three sides of the highly doped source region effectively modulates the source tunneling junction and suppresses bipolar conduction.
- the effect and tunneling of the parasitic tunneling junction at a small size enhances the on-state current and subthreshold characteristics of the TFET device and is simple to fabricate.
- the device can achieve higher on-current and steeper subthreshold slope under the same active area size, and can maintain low leakage current, which is expected to be in the low power field. It has been adopted and has high practical value.
- FIG. 1a is a cross-sectional view of a junction modulation type vertical tunneling field effect transistor of the present invention
- FIG. 1b is a plan view of the device along the AA' direction of FIG. 1a, wherein the arrow indicates a tunneling direction
- FIG. 2a is an etching to form a vertical trench. After the circuit, under the protection of the hard mask, ion implantation is performed to form a high-doped drain region, and FIG. 2b is a top view of the corresponding device
- FIG. 3a is a surface in which photolithography exposes only the vertical channel region and is etched.
- FIG. 3b is a cross-sectional view of the device after forming the recess
- FIG. 3b is a top view of the corresponding device
- FIG. 4a is a cross-sectional view of the device after growing the gate dielectric layer and depositing the control gate material
- FIG. 4b is a top view of the corresponding device;
- Figure 5a is a cross-sectional view of the device after depositing the isolation layer and etching back, etching the unprotected polysilicon
- Figure 5b is a top view of the corresponding device
- Figure 6a is the continued deposition of the isolation layer and ion implantation to form another doping type
- FIG. 6b is a cross-sectional view of the device after the lower doped drain region
- FIG. 6b is a top view of the corresponding device
- FIG. 7 is a cross-sectional view of the junction-modulated vertical tunneling field effect transistor after the deposition of the isolation layer, the opening of the contact hole, and the formation of the metal extraction. ;
- a hard mask layer 3 on the bulk silicon silicon substrate 1 having a crystal orientation of (100), the hard mask layer being Si 3 N 4 , having a thickness of 300 nm, and the substrate doping concentration is lightly doped Then lithographically etching, defining a square pattern in which the vertical channel region 2 is located, each having a length and a width of 50 nm; under the protection of the hard mask, the silicon material is deeply etched to form a vertical channel region 2;
- P + ion implantation is performed to form a highly doped source region 4 surrounding the four sides of the vertical channel region, the energy of ion implantation is 40 keV, and the impurity is BF 2 + , as shown in Fig. 2a, 2b. 3.
- the lithography exposes only the highly doped source region surrounding one side of the vertical channel region, and etches the silicon to an etch depth of
- a gate dielectric layer 5 is thermally grown, the gate dielectric layer is Si0 2 , and the thickness is 1-5 nm ; the gate material is deposited, the gate material is doped polysilicon layer, and the thickness is 150-300 nm, as shown in FIGS. 4a and 4b. .
- the isolation layer is Si0 2 , the thickness is ⁇ , etch back, the stop layer is polysilicon above the highly doped source region; then the isotropic etched polysilicon layer under the protection of the isolation layer 7, leaving only The polysilicon layer covered by the isolation layer is used as the vertical control gate 6, as shown in Figs. 5a, 5b.
- CMOS post-process including depositing a passivation layer, opening a contact hole, and metallization, can be performed to obtain the junction-modulated vertical tunneling field effect transistor, as shown in FIG.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Plasma & Fusion (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/787,262 US20160079400A1 (en) | 2013-11-08 | 2014-01-09 | A junction-modulated tunneling field effect transistor and a fabrication method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310552567.5A CN103594376B (zh) | 2013-11-08 | 2013-11-08 | 一种结调制型隧穿场效应晶体管及其制备方法 |
CN201310552567.5 | 2013-11-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015066971A1 true WO2015066971A1 (zh) | 2015-05-14 |
Family
ID=50084465
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2014/070352 WO2015066971A1 (zh) | 2013-11-08 | 2014-01-09 | 一种结调制型隧穿场效应晶体管及其制备方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20160079400A1 (zh) |
CN (1) | CN103594376B (zh) |
WO (1) | WO2015066971A1 (zh) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103579324B (zh) * | 2013-11-18 | 2016-04-06 | 北京大学 | 一种三面源隧穿场效应晶体管及其制备方法 |
CN104134695A (zh) * | 2014-07-15 | 2014-11-05 | 华为技术有限公司 | 隧穿场效应晶体管及隧穿场效应晶体管的制备方法 |
CN104538442B (zh) * | 2014-08-28 | 2017-10-17 | 华为技术有限公司 | 一种隧穿场效应晶体管及其制作方法 |
US9748379B2 (en) * | 2015-06-25 | 2017-08-29 | Taiwan Semiconductor Manufacturing Co., Ltd. | Double exponential mechanism controlled transistor |
US10424581B2 (en) | 2016-04-18 | 2019-09-24 | Samsung Electronics Co., Ltd. | Sub 59 MV/decade SI CMOS compatible tunnel FET as footer transistor for power gating |
CN106887460B (zh) * | 2017-03-20 | 2019-06-07 | 北京大学 | 负电子压缩率-超陡亚阈斜率场效应晶体管及其制备方法 |
CN108447902A (zh) * | 2018-01-19 | 2018-08-24 | 西安电子科技大学 | 能够抑制双极效应的隧穿场效应晶体管及制备方法 |
CN108538911B (zh) * | 2018-04-28 | 2020-09-04 | 西安电子科技大学 | 优化的l型隧穿场效应晶体管及其制备方法 |
US11271108B2 (en) | 2020-04-08 | 2022-03-08 | International Business Machines Corporation | Low-noise gate-all-around junction field effect transistor |
US20230282716A1 (en) * | 2022-03-04 | 2023-09-07 | Qualcomm Incorporated | High performance device with double side contacts |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060258072A1 (en) * | 2005-05-13 | 2006-11-16 | Kavalieros Jack T | Tunneling field effect transistor using angled implants for forming asymmetric source/drain regions |
US20100200916A1 (en) * | 2009-02-12 | 2010-08-12 | Infineon Technologies Ag | Semiconductor devices |
US20110171803A1 (en) * | 2004-08-13 | 2011-07-14 | Ronald Kakoschke | Integrated memory device having columns having multiple bit lines |
CN102184955A (zh) * | 2011-04-07 | 2011-09-14 | 清华大学 | 互补隧道穿透场效应晶体管及其形成方法 |
CN102364690A (zh) * | 2011-11-02 | 2012-02-29 | 北京大学 | 一种隧穿场效应晶体管及其制备方法 |
JP2012190913A (ja) * | 2011-03-09 | 2012-10-04 | Toshiba Corp | 半導体装置 |
CN103151391A (zh) * | 2013-03-18 | 2013-06-12 | 北京大学 | 垂直非均匀掺杂沟道的短栅隧穿场效应晶体管及制备方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100365819C (zh) * | 2005-12-06 | 2008-01-30 | 北京大学 | 一种快闪存储器结构及其制备方法 |
CN102239563B (zh) * | 2008-11-05 | 2013-08-14 | Ssscip有限公司 | 具有倾斜侧壁的垂向结型场效应晶体管及其制造方法 |
-
2013
- 2013-11-08 CN CN201310552567.5A patent/CN103594376B/zh active Active
-
2014
- 2014-01-09 WO PCT/CN2014/070352 patent/WO2015066971A1/zh active Application Filing
- 2014-01-09 US US14/787,262 patent/US20160079400A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110171803A1 (en) * | 2004-08-13 | 2011-07-14 | Ronald Kakoschke | Integrated memory device having columns having multiple bit lines |
US20060258072A1 (en) * | 2005-05-13 | 2006-11-16 | Kavalieros Jack T | Tunneling field effect transistor using angled implants for forming asymmetric source/drain regions |
US20100200916A1 (en) * | 2009-02-12 | 2010-08-12 | Infineon Technologies Ag | Semiconductor devices |
JP2012190913A (ja) * | 2011-03-09 | 2012-10-04 | Toshiba Corp | 半導体装置 |
CN102184955A (zh) * | 2011-04-07 | 2011-09-14 | 清华大学 | 互补隧道穿透场效应晶体管及其形成方法 |
CN102364690A (zh) * | 2011-11-02 | 2012-02-29 | 北京大学 | 一种隧穿场效应晶体管及其制备方法 |
CN103151391A (zh) * | 2013-03-18 | 2013-06-12 | 北京大学 | 垂直非均匀掺杂沟道的短栅隧穿场效应晶体管及制备方法 |
Also Published As
Publication number | Publication date |
---|---|
CN103594376B (zh) | 2016-02-17 |
CN103594376A (zh) | 2014-02-19 |
US20160079400A1 (en) | 2016-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2015066971A1 (zh) | 一种结调制型隧穿场效应晶体管及其制备方法 | |
TWI241718B (en) | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication | |
US9490363B2 (en) | Tunneling field effect transistor having a three-side source and fabrication method thereof | |
US8999815B2 (en) | Method to form finFET/trigate devices on bulk semiconductor wafers | |
WO2014082451A1 (zh) | 带双扩散的条形栅隧穿场效应晶体管及其制备方法 | |
WO2016150335A1 (zh) | 隧穿场效应晶体管及其制作方法 | |
US8710557B2 (en) | MOS transistor having combined-source structure with low power consumption and method for fabricating the same | |
US8829576B2 (en) | Semiconductor structure and method of manufacturing the same | |
US20130214352A1 (en) | Dual Gate Lateral MOSFET | |
US8981421B2 (en) | Strip-shaped gate-modulated tunneling field effect transistor and a preparation method thereof | |
WO2012116528A1 (en) | Tunneling field effect transistor and method for forming the same | |
US10615081B2 (en) | Fin tunneling field effect transistor and manufacturing method thereof | |
US20120289004A1 (en) | Fabrication method of germanium-based n-type schottky field effect transistor | |
US20160133695A1 (en) | A method of inhibiting leakage current of tunneling transistor, and the corresponding device and a preparation method thereof | |
TW201729418A (zh) | 通過閘極自對準接面改進接面分佈的取代體鰭式場效電晶體 | |
WO2013166927A1 (zh) | 一种自适应复合机制隧穿场效应晶体管及其制备方法 | |
WO2015027676A1 (zh) | 一种隧穿场效应晶体管及其制备方法 | |
US9324835B2 (en) | Method for manufacturing MOSFET | |
CN108538911A (zh) | 优化的l型隧穿场效应晶体管及其制备方法 | |
CN104425591A (zh) | 晶体管及其形成方法 | |
US8507959B2 (en) | Combined-source MOS transistor with comb-shaped gate, and method for manufacturing the same | |
CN104576721B (zh) | 一种具有电场集中效果增强开态电流的隧穿场效应晶体管 | |
US20150279993A1 (en) | Semiconductor structure and method for manufacturing the same | |
CN108493240B (zh) | 具有轻掺杂漏结构的z型异质结隧穿场效应晶体管及其制备方法 | |
CN105390531A (zh) | 一种隧穿场效应晶体管的制备方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14860999 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14787262 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC - FORM 1205A (26.08.2016) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14860999 Country of ref document: EP Kind code of ref document: A1 |