WO2015016007A1 - Dispositif d'affichage et son procédé de commande - Google Patents

Dispositif d'affichage et son procédé de commande Download PDF

Info

Publication number
WO2015016007A1
WO2015016007A1 PCT/JP2014/068012 JP2014068012W WO2015016007A1 WO 2015016007 A1 WO2015016007 A1 WO 2015016007A1 JP 2014068012 W JP2014068012 W JP 2014068012W WO 2015016007 A1 WO2015016007 A1 WO 2015016007A1
Authority
WO
WIPO (PCT)
Prior art keywords
voltage
display device
terminal
transistor
transistors
Prior art date
Application number
PCT/JP2014/068012
Other languages
English (en)
Japanese (ja)
Inventor
成継 山中
Original Assignee
シャープ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シャープ株式会社 filed Critical シャープ株式会社
Publication of WO2015016007A1 publication Critical patent/WO2015016007A1/fr

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0804Sub-multiplexed active matrix panel, i.e. wherein one active driving circuit is used at pixel level for multiple image producing elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0842Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0235Field-sequential colour display

Definitions

  • the present invention relates to a display device and a driving method thereof, and more particularly, to a display device that displays a plurality of subframes in one frame period and a driving method thereof.
  • organic EL Electro Luminescence
  • the organic EL display device includes a plurality of pixel circuits arranged two-dimensionally.
  • a typical pixel circuit of an organic EL display device includes one organic EL element and one drive transistor.
  • the organic EL element is a light emitting element that emits light with a luminance corresponding to the amount of current passing therethrough.
  • the drive transistor is provided in series with the organic EL element, and controls the amount of current flowing through the organic EL element.
  • a field sequential color display device performs color display by displaying a plurality of subframes in one frame period.
  • the backlight emission color is switched to red, green, and blue every subframe period, and 3 subframes (red, green, and blue are supported per frame period) Liquid crystal display devices that display subframes) are known.
  • Patent Documents 1 and 2 describe a field sequential color organic EL display device.
  • the display device described in Patent Document 1 displays three subframes in one frame period.
  • FIG. 18 is a circuit diagram of a pixel matrix of the display device described in FIG.
  • Each pixel circuit includes an organic EL element OLEDr that emits red light, an organic EL element OLEDg that emits green light, and an organic EL element OLEDb that emits blue light.
  • the light emission signal lines E1r, E2r, E3r are selected in the first subframe period, the light emission signal lines E1g, E2g, E3g are selected in the second subframe period, and the light emission signal lines E1b, E2b, E3b are selected in the third subframe period. Is selected.
  • color display can be performed by switching the color of the pixel for each pixel and for each subframe.
  • the circuit amount and the layout area can be reduced by controlling the luminance of a plurality of organic EL elements using one driving transistor.
  • Patent Document 3 describes an organic EL display device including a pixel circuit including a plurality of drive transistors.
  • FIG. 19 is a block diagram of the pixel circuit described in FIG. 19 includes a first semiconductor element 91 in which an output current characteristic with respect to an input variable as a gradation signal exhibits a saturation characteristic, and a second semiconductor in which an output current characteristic with respect to the input variable as a gradation signal exhibits a linear characteristic.
  • An element 92 and a light emitting element 93 are included.
  • the first current path that outputs the current I1 determined by the first semiconductor element 91 and the second current path that outputs the current I2 determined by the second semiconductor element 92 merge to emit light. It is connected to the current path of the element 93. According to the organic EL display device including the pixel circuit 90, it is possible to generate higher peak luminance while sufficiently ensuring a voltage range for performing gradation display within a predetermined driver output range.
  • each organic EL element emits light only in one subframe period. For this reason, the length of the light emission period of each organic EL element is 1 / k (k is one frame period) as compared with an organic EL display device that is not a field sequential color system (hereinafter referred to as a general organic EL display device). The number of subframes displayed). Therefore, if the other conditions are the same, the luminance of the pixel of the field sequential color organic EL display device is 1 / k compared to a general organic EL display device.
  • the luminance of the organic EL element is proportional to the square of the data voltage written in the pixel circuit. For this reason, in the field sequential color organic EL display device, in order to make the maximum luminance of the pixel the same as that of a general organic EL display device, the amplitude of the data voltage is ⁇ compared with that of a general organic EL display device. It is necessary to make k times or more. For example, when three subframes are displayed in one frame period, the amplitude of the data voltage needs to be ⁇ 3 times or more as compared with a general organic EL display device.
  • the field sequential color organic EL display device has a problem that the power consumption of the data line driving circuit increases when the amplitude of the data voltage is increased in order to increase the maximum luminance of the pixel. This problem becomes more prominent in an organic EL display device having a function of making the luminance of a pixel higher than the maximum luminance in gradation display.
  • an object of the present invention is to provide a field sequential color display device in which the maximum luminance of a pixel is increased without increasing the power consumption of a driving circuit.
  • a first aspect of the present invention is a display device that displays a plurality of subframes in one frame period, A display unit including a plurality of pixel circuits arranged two-dimensionally; A drive circuit that performs writing and light emission control on the plurality of pixel circuits in each sub-frame period, The pixel circuit includes: A plurality of light emitting elements that emit light in different colors; A first drive transistor that applies a first power supply voltage to one conduction terminal and outputs a current corresponding to the voltage of the control terminal; A second power supply voltage is applied to one conduction terminal, the other conduction terminal is connected to the other conduction terminal of the first drive transistor, and a second drive transistor that outputs a current according to the voltage of the control terminal; A selection circuit for switching which of the plurality of light emitting elements allows the current output from the first and second drive transistors to flow; The first drive transistor operates in a saturation region when the voltage at the control terminal is within a predetermined range, and the second drive transistor is within a first range where the voltage at the control terminal
  • the voltage in the first range is a voltage used in gradation display
  • the voltage in the second range is a voltage corresponding to a luminance higher than the maximum luminance in gradation display.
  • control terminals of the first and second driving transistors are connected to the same node.
  • the pixel circuit includes an input transistor that supplies a data voltage output from the drive circuit to control terminals of the first and second drive transistors, and a capacitive element that holds a voltage of the control terminal of the first and second drive transistors. And further comprising.
  • the capacitive element is provided between a control terminal of the first and second drive transistors and one conduction terminal of the first drive transistor.
  • a sixth aspect of the present invention is the fourth aspect of the present invention,
  • the capacitive element is provided between a control terminal of the first and second drive transistors and the other conduction terminal.
  • the capacitive element is provided between a control terminal and a control line of the first and second drive transistors.
  • control terminals of the first and second drive transistors are configured to be able to apply different voltages.
  • the selection circuit includes a plurality of light emission control transistors each having a control terminal provided between the other conduction terminal of the first and second drive transistors and the plurality of light emitting elements and connected to a light emission control line. It is characterized by including.
  • the display unit further includes a plurality of scanning lines, a plurality of data lines, and a plurality of light emission control lines
  • the driving circuit applies a data voltage corresponding to a video signal to the plurality of data lines in each line period of each subframe period, and a scanning line driving circuit that sequentially selects the plurality of scanning lines in each subframe period.
  • An eleventh aspect of the present invention includes a plurality of pixel circuits, a plurality of scanning lines, a plurality of data lines, and a plurality of light emission control lines arranged two-dimensionally, and a plurality of sub-circuits in one frame period.
  • a driving method of a display device for displaying a frame Sequentially selecting the plurality of scan lines in each subframe period; Applying a data voltage corresponding to a video signal to each of the plurality of data lines in each line period of each subframe period; Driving the plurality of light emission control lines in each subframe period,
  • the pixel circuit includes a plurality of light emitting elements that emit light of different colors, a first drive transistor that outputs a current corresponding to a voltage of a control terminal by applying a first power supply voltage to one conduction terminal, and one conduction A second power supply voltage is applied to the terminal, the other conduction terminal is connected to the other conduction terminal of the first drive transistor, and the second drive transistor outputs a current corresponding to the voltage of the control terminal;
  • the first drive transistor operates in a saturation region when the voltage at the control terminal is within a predetermined range, and the second drive transistor is within a first
  • the second drive transistor that operates in the saturation region or the linear region according to the voltage of the control terminal is provided.
  • the maximum luminance of the pixel can be increased by increasing the current flowing through the light emitting element without increasing the amplitude of the data voltage output from the driver circuit. Therefore, in the field sequential color display device, the maximum luminance of the pixel can be increased without increasing the power consumption of the driving circuit.
  • the first and second drive transistors operate in the saturation region during gradation display, and the first drive transistor is saturated when the luminance is higher than the maximum luminance in gradation display.
  • the second driving transistor operates in a linear region. In this way, the operation of the second driving transistor can be switched to make the luminance of the pixel higher than the maximum luminance in gradation display.
  • the third aspect of the present invention by applying the same voltage to the control terminals of the first and second drive transistors, it is easy to increase the maximum luminance of the pixel without increasing the power consumption of the drive circuit. Can get to.
  • the data voltage output from the drive circuit is applied to the control terminals of the first and second drive transistors, and the applied voltage is applied. Can be held.
  • the first and second drive transistors by providing a capacitive element between the control terminal of the first and second drive transistors and one conduction terminal of the first drive transistor, the first and second drive transistors The voltage of the control terminal can be held.
  • the voltage at the control terminal of the first and second drive transistors is reduced. Can be held.
  • the seventh aspect of the present invention by providing a capacitive element between the control terminal of the first and second drive transistors and the control line, the voltage at the control terminal of the first and second drive transistors is held. be able to.
  • the current flowing through the light emitting element is controlled with a high degree of freedom, and the luminance of the pixel is high. Can be controlled.
  • a selection circuit is configured to switch a current output from the first and second drive transistors to which of the plurality of light emitting elements using a plurality of light emission control transistors. Can do.
  • FIG. 5 is a circuit diagram of a first example of a data holding unit shown in FIG. 4.
  • FIG. 5 is a circuit diagram of a second example of the data holding unit shown in FIG. 4.
  • FIG. 5 is a circuit diagram of a third example of the data holding unit shown in FIG. 4.
  • FIG. 5 is a circuit diagram illustrating an example of the pixel circuit illustrated in FIG. 4.
  • FIG. 9 is an equivalent circuit diagram of the pixel circuit shown in FIG. 8.
  • FIG. 9 is a characteristic diagram illustrating a relationship between a voltage difference (Vgs ⁇ Vth) and a voltage Vds in the pixel circuit illustrated in FIG. 8.
  • FIG. 9 is a characteristic diagram illustrating a relationship between a gate voltage Vg and a voltage Vds in the pixel circuit illustrated in FIG. 8.
  • FIG. 9 is a characteristic diagram illustrating a relationship between a gate voltage Vg and a current Ioled in the pixel circuit illustrated in FIG. 8. It is a circuit diagram of the pixel matrix of the conventional display apparatus. It is a block diagram of a pixel circuit included in a conventional display device.
  • FIG. 1 is a block diagram showing a configuration of a display device according to an embodiment of the present invention.
  • a display device 1 shown in FIG. 1 includes a display unit 2, a display control circuit 3, a scanning line drive circuit 4, a data line drive circuit 5, and a light emission control line drive circuit 6.
  • the display device 1 is a field sequential color organic EL display device.
  • the display device 1 divides one frame period into three subframe periods (hereinafter referred to as first to third subframe periods), and displays three subframes in one frame period, thereby performing color display. Do.
  • m and n are integers of 2 or more.
  • the display unit 2 includes m scanning lines SL1 to SLm, n data lines DL1 to DLn, 3m light emission control lines, and (m ⁇ n) pixel circuits 10.
  • Each pixel circuit 10 corresponds to one pixel.
  • EL1, EL2,..., ELm represent three emission control lines corresponding to the scanning lines SL1 to SLm, respectively.
  • the scanning lines SL1 to SLm and the 3m light emission control lines are arranged in parallel to each other.
  • the data lines DL1 to DLn are arranged in parallel to each other and orthogonal to the scanning lines SL1 to SLm.
  • the scanning lines SL1 to SLm and the data lines DL1 to DLn intersect at (m ⁇ n) locations.
  • the (m ⁇ n) pixel circuits 10 are two-dimensionally arranged corresponding to the intersections of the scanning lines SL1 to SLm and the data lines DL1 to DLn.
  • the pixel circuit 10 includes three organic EL elements that respectively emit red, green, and blue light, and is connected to one scanning line, one data line, and three light emission control lines. Three types of power supply voltages are supplied to the pixel circuit 10 using power supply lines (not shown).
  • a pixel circuit arranged corresponding to the intersection of the scanning line SLi and the data line DLj (i is an integer of 1 to m, j is an integer of 1 to n) is referred to as P (i, j).
  • the display control circuit 3 controls the scanning line driving circuit 4, the data line driving circuit 5, and the light emission control line driving circuit 6. More specifically, the display control circuit 3 outputs a control signal Cs to the scanning line drive circuit 4, outputs a control signal Cd and a video signal D1 to the data line drive circuit 5, and emits a control line drive circuit. 6 outputs a control signal Ce.
  • one frame period includes three subframe periods, and one subframe period includes m line periods (horizontal periods).
  • the control signals Cs and Ce include a signal indicating the start of the frame period, a signal indicating the start of the subframe period, a signal indicating the start of the line period, and the like.
  • the control signal Cd includes a signal indicating the head of the line period, a data clock signal, a data latch signal, and the like.
  • the scanning line driving circuit 4 drives the scanning lines SL1 to SLm based on the control signal Cs. More specifically, the scanning line driving circuit 4 selects one scanning line from the scanning lines SL1 to SLm in each line period of each subframe period, and selects a selected voltage (here, a high voltage) Level voltage). The scanning line driving circuit 4 sequentially selects the scanning lines SL1 to SLm in each subframe period by switching the scanning line to be selected for each line period.
  • the data line driving circuit 5 drives the data lines DL1 to DLn based on the control signal Cd and the video signal D1. More specifically, the data line driving circuit 5 generates n data voltages based on the video signal D1 in each line period of each subframe period, and the generated n data voltages are respectively applied to the data lines DL1 to DLn. Apply.
  • the light emission control line drive circuit 6 drives 3m light emission control lines based on the control signal Ce. More specifically, the light emission control line drive circuit 6 selects one light emission control line from among the three light emission control lines corresponding to the selected scanning line, and supplies the selected light emission control line to a predetermined time (The selection voltage is applied only for a time shorter than one subframe period (hereinafter referred to as time Te).
  • the organic EL elements in the pixel circuit 10 selectively emit light according to control by the light emission control line driving circuit 6.
  • n pixel circuits 10 connected to the scanning line SLi are selected at once.
  • the n data voltages applied to the data lines DL1 to DLn are written to the selected n pixel circuits 10, respectively.
  • the light emission control line driving circuit 6 applies a selection voltage to one light emission control line selected from the three light emission control lines corresponding to the scanning line SLi for the time Te.
  • one organic EL element corresponding to the selected light emission control line emits light for a time Te.
  • FIG. 2 is a diagram showing a display pattern sequence of the display device 1.
  • FIG. 3 is a diagram showing a part of FIG. In FIG. 2, the square represents one pixel circuit, and the characters in the square represent the colors assigned to the pixel circuits.
  • (m ⁇ n) pixel circuits are classified into first to third groups so that pixel circuits adjacent to the upper right and lower left belong to the same group.
  • the groups to which the pixel circuits P (1,1) to P (1,3) belong are referred to as first to third groups, respectively.
  • red, green, and blue are respectively assigned in the first subframe
  • green, blue, and red are respectively assigned in the second subframe. In the frame, blue, red, and green are assigned.
  • the three organic EL elements in the pixel circuit 10 selectively emit light in each subframe period according to the display pattern sequence.
  • the actual color of the pixel circuit 10 (hereinafter referred to as display color) changes according to the data voltage written in the pixel circuit 10. For example, when red is assigned to the pixel circuit P (1,1) in the first subframe, only the organic EL element that emits red light in the pixel circuit P (1,1) emits light in the first subframe period. To do.
  • the display color of the pixel circuit P (1,1) in the first subframe period is a color corresponding to the red video signal.
  • the scanning line driving circuit 4 and the data line driving circuit 5 write data voltages to the (m ⁇ n) pixel circuits 10 in one subframe period.
  • the light emission control line drive circuit 6 controls the light emission state of the organic EL elements in the (m ⁇ n) pixel circuits 10 in each subframe period.
  • the display device 1 displays one subframe in one subframe period.
  • the display device 1 performs color display by displaying three subframes in one frame period.
  • the scanning line driving circuit 4, the data line driving circuit 5, and the light emission control line driving circuit 6 function as a driving circuit that performs writing and light emission control on the plurality of pixel circuits 10 in each subframe period. .
  • FIG. 4 is a diagram showing a configuration of the display unit 2.
  • FIG. 4 shows the configuration of the pixel circuits P (1,1) to P (1,3), P (2,1) to P (2,3), P (3,1) to P (3,3). Is described.
  • the other part of the display unit 2 has the same configuration as in FIG.
  • the pixel circuit P (i, j) is connected to the scanning line SLi, the data line DLj, and the three light emission control lines ELia to ELic.
  • the pixel circuit 10 includes a data holding unit 20, three N-channel transistors Qr, Qg, Qb, and three organic EL elements Lr, Lg, Lb.
  • the organic EL elements Lr, Lg, and Lb are light emitting elements that emit red, green, and blue light, respectively.
  • the data holding unit 20 holds the voltage applied to the data line DLj during the selection period of the scanning line SLi.
  • any of the circuits shown in FIGS. 5 to 7 is used for the data holding unit 20.
  • Each of the data holding units 21 to 23 shown in FIGS. 5 to 7 includes N-channel transistors Q1, Q2, Q3, and a capacitor C1.
  • the first high-level power supply voltage Van1 is applied to the drain terminal of the transistor Q1
  • the second high-level power supply voltage Van2 is applied to the drain terminal of the transistor Q2.
  • the source terminal of the transistor Q1 and the source terminal of the transistor Q2 are connected to the drain terminals of the transistors Qr, Qg, and Qb (described as “to lighting control unit” in the figure).
  • the gate terminal of the transistor Q3 is connected to the scanning line SLi, and one conduction terminal of the transistor Q3 is connected to the data line DLj.
  • the other conduction terminal of transistor Q3 is connected to the gate terminal of transistor Q1, the gate terminal of transistor Q2, and one terminal of capacitor C1.
  • the other terminal of the capacitor C1 is connected to the drain terminal of the transistor Q1.
  • the data holding units 22 and 23 are obtained by changing the connection destination of the other terminal of the capacitor C1 with respect to the data holding unit 21.
  • the other terminal of the capacitor C1 is connected to the source terminals of the transistors Q1 and Q2.
  • the data holding unit 23 (FIG. 7), the other terminal of the capacitor C1 is connected to the control line CLi.
  • the display device 1 including the pixel circuit 10 including the data holding unit 23 is provided with m control lines CL1 to CLm parallel to the scanning lines SL1 to SLm, and a predetermined control voltage is applied to the control lines CL1 to CLm. Applied.
  • the source terminal of the transistor Q1 is connected to the source terminal of the transistor Q2, and the gate terminal of the transistor Q1 and the gate terminal of the transistor Q2 are connected to the same node.
  • the capacitor C1 is provided between the gate terminals of the transistors Q1 and Q2 and the drain terminal of the transistor Q1.
  • the capacitor C1 is provided between the gate terminals and the source terminals of the transistors Q1 and Q2.
  • the capacitor C1 is provided between the gate terminals of the transistors Q1 and Q2 and the control line CLi. Whichever data holding unit is used, the gate voltages of the transistors Q1 and Q2 can be held.
  • the source terminals of the transistors Qr, Qg, and Qb are connected to the anode terminals of the organic EL elements Lr, Lg, and Lb, respectively.
  • a low level power supply voltage Vca is applied to the cathode terminals of the organic EL elements Lr, Lg, and Lb.
  • the gate terminals of the transistors Qr, Qg, and Qb are connected to any one of the light emission control lines ELia to ELic in accordance with the display pattern sequence shown in FIG. Specifically, the gate terminals of the transistors Qr, Qg, and Qb in the first group of pixel circuits P (i, j) are connected to the light emission control lines ELia, ELib, and ELic, respectively.
  • the gate terminals of the transistors Qr, Qg, and Qb in the second group of pixel circuits P (i, j) are connected to the light emission control lines ELic, ELia, and ELib, respectively.
  • the gate terminals of the transistors Qr, Qg, Qb in the third group of pixel circuits P (i, j) are connected to the light emission control lines ELib, ELic, ELia, respectively.
  • the pixel circuit P (1,1) has the configuration shown in FIG.
  • the transistor Q1 functions as a first drive transistor that outputs a current corresponding to the voltage of the control terminal when a first power supply voltage is applied to one conduction terminal.
  • a second power supply voltage is applied to one conduction terminal, the other conduction terminal is connected to the other conduction terminal of the first drive transistor, and the second drive transistor outputs a current corresponding to the voltage of the control terminal.
  • the transistor Q3 functions as an input transistor that applies the data voltage output from the drive circuit to the control terminals of the first and second drive transistors.
  • the capacitor C1 functions as a capacitive element that holds the voltage at the control terminals of the first and second drive transistors.
  • the transistors Qr, Qg, and Qb function as a selection circuit that switches to which of the plurality of light emitting elements the current output from the first and second drive transistors flows.
  • FIG. 9 and FIG. 10 are diagrams showing a configuration example of the power supply wiring.
  • FIGS. 9 and 10 show configuration examples of power supply wirings for supplying the first and second high-level power supply voltages Van1 and Van2.
  • the first trunk wiring for supplying the first high-level power supply voltage Van1 is provided above the arrangement area of the pixel circuit 10 in parallel with the scanning lines SL1 to SLm (not shown);
  • the first and second trunk lines are provided below the arrangement area of the pixel circuit 10.
  • a first branch wiring having both ends connected to the first trunk wiring is provided, and the first branch wiring is connected to the pixel circuit 10 in one column.
  • a second branch wiring having both ends connected to the second trunk wiring is provided, and the second branch wiring is connected to the pixel circuit 10 in one column.
  • the first trunk wiring is provided in parallel with the scanning lines SL1 to SLm (not shown) on the upper side and the lower side of the arrangement area of the pixel circuit 10, and the second trunk wiring is provided on the pixel circuit 10.
  • the data lines DL1 to DLn (not shown) are provided on the left side and the right side of the arrangement region in parallel.
  • a first branch wiring having both ends connected to the first trunk wiring is provided, and the first branch wiring is connected to the pixel circuit 10 in one column.
  • a second branch wiring having both ends connected to the second trunk wiring is provided on the upper side of each row of the pixel circuit 10, and the second branch wiring is connected to the pixel circuit 10 in one row.
  • the arrangement position of the power supply wiring may be rotated by 90 degrees.
  • first and second trunk wirings are provided on the left and right sides of the arrangement area of the pixel circuit 10, and both ends are connected to the first trunk wiring on the upper side (or lower side) of each row of the pixel circuit 10.
  • a first branch wiring connected to the pixel circuit 10 in the row is provided, and both ends of the pixel circuit 10 are connected to the second trunk wiring on the lower side (or upper side) of each row, and the first branch wiring connected to the pixel circuit 10 in the first row is connected.
  • a two-branch wiring may be provided.
  • the arrangement positions of the first trunk wiring and the first branch wiring may be interchanged with the arrangement positions of the second trunk wiring and the second branch wiring.
  • the power supply wiring for supplying the first high-level power supply voltage Van1 and the power supply wiring for supplying the second high-level power supply voltage Van2 may be formed in the same wiring layer, and part of one power supply wiring may be connected to the other power supply. You may form in the same wiring layer as wiring.
  • FIG. 11 is a timing chart of the display device 1.
  • the scanning lines SL1 to SLm are sequentially selected one line period at a time, and a selection voltage (high level voltage) is applied to the selected scanning line over one line period.
  • a selection voltage high level voltage
  • the light emission control line ELia is selected after the scanning line SLi is selected.
  • the light emission control line ELib is selected after the scanning line SLi is selected.
  • the light emission control line ELic is selected after the scanning line SLi is selected.
  • a selection voltage is applied to the selected light emission control line for a time Te.
  • FIG. 12 is a diagram showing the types of data voltages applied to the data lines during the scanning line selection period and the light emission control lines selected after the scanning line selection period.
  • data voltages corresponding to red, green, and blue video signals are referred to as R voltage, G voltage, and B voltage, respectively.
  • the R voltage, the G voltage, and the B voltage are applied to the data lines DL1 to DL3, respectively, and these voltages are applied to the pixel circuits P (1, 1) to P ( 1, 3) respectively.
  • the light emission control line EL1a is selected, the transistor Qr in the pixel circuit P (1,1), the transistor Qg in the pixel circuit P (1,2), and the transistor Qb in the pixel circuit P (1,3). Turns on.
  • the organic EL element Lr in the pixel circuit P (1,1) emits light with a luminance corresponding to the R voltage
  • the organic EL element Lg in the pixel circuit P (1,2) emits light with a luminance corresponding to the G voltage
  • the organic EL element Lb in the pixel circuit (1, 3) emits light with a luminance corresponding to the B voltage.
  • the G voltage, the B voltage, and the R voltage are applied to the data lines DL1 to DL3, respectively, and these voltages are applied to the pixel circuits P (2, 1) to P ( 2, 3) respectively.
  • the light emission control line EL2a is selected, and the transistor Qg in the pixel circuit P (2,1), the transistor Qb in the pixel circuit P (2,2), and the transistor Qr in the pixel circuit P (2,3). Turns on.
  • the organic EL element Lg in the pixel circuit P (2, 1) emits light with a luminance corresponding to the G voltage
  • the organic EL element Lb in the pixel circuit P (2, 2) emits light with a luminance corresponding to the B voltage
  • the organic EL element Lr in the pixel circuit P (2, 3) emits light with a luminance corresponding to the R voltage.
  • the organic EL element Lb in the pixel circuit P (3, 1) emits light with a luminance corresponding to the B voltage
  • the pixel circuit P (3, 2 ) In the pixel circuit P (3, 3) emits light with a luminance corresponding to the G voltage.
  • the display colors of the pixel circuits P (1,1), P (2,3), P (3,2) are colors corresponding to the red video signal (from black to red).
  • the display color of the pixel circuits P (1,2), P (2,1), P (3,3) is a color corresponding to the green video signal (in the range from black to green).
  • the display colors of the pixel circuits P (1,3), P (2,2), P (3,1) are colors corresponding to the blue video signal (colors in the range from black to blue). )become.
  • the display device 1 operates in the second and third subframe periods in the same manner as in the first subframe period. In this way, the display device 1 displays three subframes in one frame period according to the display pattern sequence shown in FIG.
  • FIG. 13 is a diagram showing a range of gradation, gate voltage, and luminance in the display device 1.
  • the gradation changes within the range from the minimum gradation to the maximum gradation.
  • the gate voltages of the transistors Q1 and Q2 change in the range from Vgmin to Vgz
  • the luminance of the organic EL element is in the range from the minimum luminance to the maximum gradation luminance (maximum luminance in gradation display). It changes with.
  • the display device 1 may make the luminance of the organic EL element higher than the maximum gradation luminance depending on the display image.
  • the maximum value of luminance used in the display device 1 is referred to as maximum luminance, and the gate voltages of the transistors Q1, Q2 corresponding to the maximum luminance are referred to as Vgmax.
  • the maximum luminance is set to be not less than 1 and not more than several times the maximum gradation luminance.
  • the brightness higher than the maximum gradation brightness is used when, for example, a small point with high brightness is displayed in a low brightness area.
  • FIG. 14 is an equivalent circuit diagram of the pixel circuit 10 during the light emission period.
  • the transistor Q3 is turned off, one of the transistors Qr, Qg, and Qb is turned on, and the other two are turned off.
  • An organic EL element L1 illustrated in FIG. 14 represents an element connected to an on-state transistor among the organic EL elements Lr, Lg, and Lb.
  • the gate voltages of the transistors Q1 and Q2 are Vg
  • the source voltages of the transistors Q1 and Q2 are Vs
  • the threshold voltages of the transistors Q1 and Q2 are Vth1 and Vth2, respectively
  • the light emission threshold voltage of the organic EL element L1 is Vtho.
  • the gate voltage Vg is equal to the data voltage applied to the data line DLj by the data line driving circuit 5.
  • the transistor Q1 outputs a current Ids1 corresponding to the gate voltage Vg.
  • the transistor Q2 outputs a current Ids2 corresponding to the same gate voltage Vg.
  • the currents Ids1 and Ids2 merge to become a current Ioled that flows through the organic EL element L1. As the gate voltage Vg increases, the currents Ids1 and Ids2 increase and the current Ioled also increases.
  • the transistor Q1 operates in the saturation region when the gate voltage Vg is in the range from Vgmin to Vgmax.
  • the transistor Q2 operates in the saturation region when the gate voltage Vg is in the range from Vgmin to Vgz, and operates in the linear region when the gate voltage Vg is in the range from Vgz to Vgmax.
  • Vds1 Van1 ⁇ Vs
  • Vds2 Van2 ⁇ Vs
  • the following expressions (3a) and (3b) are derived.
  • Vg ⁇ Van2 + Vth2 (3b) Therefore, when the gate voltage Vg is in the range from Vgmin to Vgz, the conditions for both of the transistors Q1 and Q2 to operate in the saturation region are the expressions (3a) and (3b) for the voltage Vg that satisfies Vgmin ⁇ Vg ⁇ Vgz. ) Is established (first condition).
  • both the transistors Q1 and Q2 operate in the saturation region, and when the luminance of the organic EL element is higher than the maximum gradation luminance, the transistor Q1 operates in the saturation region.
  • the voltage for the pixel circuit 10 is determined so that Q2 operates in the linear region.
  • the ratio of the currents Ids1 and Ids2 is determined so that the range from Vgmin to Vgmax falls within the range of the output voltage of the data line driving circuit 5. Further, Vth1 ⁇ Vth2 is established for the threshold voltages Vth1 and Vth2 of the transistors Q1 and Q2. For this purpose, for example, the channel length of the transistor Q1 may be shorter than the channel length of the transistor Q2. Thus, when the gate voltage is equal to or higher than Vth1 and lower than Vth2, the transistor Q1 is turned on and the transistor Q2 is turned off. At this time, the current Ids2 is substantially 0, and the current Ioled is substantially equal to the current Ids1.
  • the magnitude of the range of the gate voltage Vg in which the transistor Q1 operates in the saturation region and the transistor Q2 operates in the linear region is (Van1-Van2 + Vth1-Vth2). Therefore, according to the display device 1, the luminance of the organic EL element can be increased by the size of this range compared to the gradation display.
  • FIG. 15 is a characteristic diagram showing the relationship between the gate-source voltage and the threshold voltage difference (Vgs ⁇ Vth) and the drain-source voltage Vds for the transistors Q1 and Q2.
  • FIG. 16 is a characteristic diagram showing the relationship between the gate voltage Vg and the drain-source voltage Vds for the transistors Q1 and Q2.
  • FIG. 17 is a characteristic diagram showing the relationship between the gate voltage Vg and the current Ioled. For reference, FIG. 17 also shows the relationship when the pixel circuit 10 including the data holding units 21 and 23 is used.
  • the transistor Q1 operates in the saturation region when Vgs ⁇ Vth ⁇ 5.0V (when Vg ⁇ 10.0V).
  • Vth 2.0V
  • Vth2 2.5V
  • Van1 8.0V
  • Van2 4.0V
  • the gate voltage Vg is changed within the range from 2.6V to 10.0V.
  • the values of Van1, Van2, Vth1, and Vth2 can be suitably selected, and the luminance range corresponding to gradation display and the luminance range higher than the maximum gradation luminance can be arbitrarily determined.
  • the luminance of the pixels of the field sequential color type organic EL display device is smaller than that of the organic EL display device not using the field sequential color method. Further, when the amplitude of the data voltage is increased in order to increase the maximum luminance of the pixel, the power consumption of the data line driving circuit increases. This problem becomes more prominent in an organic EL display device having a function of making the luminance of a pixel higher than the maximum luminance in gradation display.
  • the display device 1 includes a display unit 2 including (m ⁇ n) pixel circuits 10, scanning lines SL1 to SLm, data lines DL1 to DLn, and 3m emission control lines, and scanning lines.
  • a drive circuit including a drive circuit 4, a data line drive circuit 5, and a light emission control line drive circuit 6 is provided.
  • the pixel circuit 10 includes an organic EL element Lr, Lg, and Lb, a transistor Q1 that outputs a current corresponding to a gate voltage by applying a first high-level power supply voltage Van1 to a drain terminal, and a second high-level power supply to a drain terminal.
  • the voltage Van2 is applied, the source terminal is connected to the source terminal of the transistor Q1, the transistor Q2 outputs a current corresponding to the gate voltage, and the current output from the transistors Q1 and Q2 is output from the organic EL elements Lr, Lg, and Lb. It includes a selection circuit (transistors Qr, Qg, Qb) for switching to which of them flows.
  • the transistor Q1 operates in a saturation region when the gate voltage Vg is within a predetermined range (when Vgmin ⁇ Vg ⁇ Vgmax).
  • the transistor Q2 operates in the saturation region when the gate voltage Vg is within a first range that is a part of the predetermined range (when Vgmin ⁇ Vg ⁇ Vgz), and the gate voltage Vg is the remainder of the predetermined range. When in the 2 range (when Vgz ⁇ Vg ⁇ Vgmax), it operates in the linear region.
  • the transistor Q2 that operates in the saturation region or the linear region in accordance with the gate voltage is provided in the pixel circuit 10, so that the data voltage output from the data line driving circuit 5 is increased.
  • the maximum luminance of the pixel can be increased by increasing the current flowing in any one of the organic EL elements Lr, Lg, and Lb without increasing the amplitude of. Therefore, in the field sequential color display device, the maximum luminance of the pixel can be increased without increasing the power consumption of the driving circuit.
  • the voltage in the first range is a voltage used for gradation display
  • the voltage in the second range is a voltage corresponding to a luminance higher than the maximum gradation luminance. Therefore, the transistors Q1 and Q2 operate in the saturation region during gradation display, and when the luminance is higher than the maximum gradation luminance, the transistor Q1 operates in the saturation region and the transistor Q2 operates in the linear region. In this way, the operation of the transistor Q2 can be switched to make the luminance of the pixel higher than the maximum gradation luminance.
  • the gate terminals of the transistors Q1 and Q2 are connected to the same node. Therefore, it is possible to easily obtain the effect of increasing the maximum luminance of the pixel without increasing the power consumption of the driving circuit by applying the same voltage to the gate terminals of the transistors Q1 and Q2.
  • the pixel circuit 10 further includes a transistor Q3 that supplies the data voltage output from the data line driving circuit 5 to the control terminals of the transistors Q1 and Q2, and a capacitor C1 that holds the gate voltages of the transistors Q1 and Q2. .
  • the transistors Qr, Qg, and Qb are provided between the source terminals of the transistors Q1 and Q2 and the organic EL elements Lr, Lg, and Lb, respectively, and the gate terminals of the transistors Qr, Qg, and Qb are connected to the light emission control line. . Thereby, it is possible to configure a selection circuit that switches which of the organic EL elements Lr, Lg, and Lb flows the current output from the transistors Q1 and Q2.
  • the display device may be configured so that different voltages can be applied to the gate terminals of the transistors Q1 and Q2.
  • the display device according to this modification by applying different voltages to the gate terminals of the transistors Q1 and Q2, the current flowing through the organic EL element is controlled with a high degree of freedom, and the luminance of the pixel is controlled with a high degree of freedom. can do.
  • the boundary voltage Vgz at which the transistor Q2 switches operation may not be a gate voltage corresponding to the maximum gradation.
  • the voltage Vgz may be a gate voltage corresponding to a gradation obtained by multiplying the maximum gradation by ⁇ (0 ⁇ ⁇ 1).
  • the display device may include a pixel circuit different from those in FIGS.
  • the pixel circuit may include a P-channel transistor, may include a plurality of transistors Q1, may include a plurality of transistors Q2, and emits light in colors other than red, green, and blue.
  • the organic EL element to be used may be included.
  • the pixel circuit may be one in which elements other than the first and second drive transistors are connected in a form different from that shown in FIGS.
  • the display device may operate according to a display pattern sequence different from that in FIG. Also with the display devices according to these modified examples, similarly to the display device 1, the maximum luminance of the pixels can be increased without increasing the power consumption of the drive circuit.
  • the second drive transistor that operates in the saturation region or the linear region according to the voltage of the control terminal is provided with the pixel circuit. Accordingly, the maximum luminance of the pixel can be increased by increasing the current flowing through the light emitting element without increasing the amplitude of the data voltage output from the driving circuit. Therefore, in the field sequential color display device, the maximum luminance of the pixel can be increased without increasing the power consumption of the driving circuit.
  • the display device of the present invention has the feature that the maximum luminance of the pixel can be increased without increasing the power consumption of the driving circuit, it can be used for a display unit of various electronic devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

Chaque circuit de pixels du présent dispositif d'affichage couleur à séquence de champ contient trois éléments EL organiques (Lr, Lg, Lb), des transistors (Q1 à Q3), un condensateur (C1) et un circuit de sélection comprenant des transistors (Qr, Qg, Qb). Un transistor (Q1) fonctionne dans la région de saturation lorsque sa tension de grille se trouve dans une plage prescrite, et un autre transistor (Q2) fonctionne dans la région de saturation lorsque sa tension de grille se trouve dans une première plage qui constitue une partie de la plage prescrite mais fonctionne dans la région linéaire lorsque sa tension de grille se trouve dans une seconde plage qui constitue le reste de la plage prescrite. Ceci augmente la luminance maximale du pixel sans augmenter la consommation d'énergie du circuit de commande.
PCT/JP2014/068012 2013-07-30 2014-07-07 Dispositif d'affichage et son procédé de commande WO2015016007A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013158151 2013-07-30
JP2013-158151 2013-07-30

Publications (1)

Publication Number Publication Date
WO2015016007A1 true WO2015016007A1 (fr) 2015-02-05

Family

ID=52431547

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2014/068012 WO2015016007A1 (fr) 2013-07-30 2014-07-07 Dispositif d'affichage et son procédé de commande

Country Status (1)

Country Link
WO (1) WO2015016007A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017221950A1 (fr) * 2016-06-24 2017-12-28 シャープ株式会社 Substrat de photo-irradiation
WO2018094953A1 (fr) 2016-11-28 2018-05-31 Viewtrix Technology Co., Ltd. Pilotage distributif d'un panneau d'affichage
EP3267433A4 (fr) * 2015-03-02 2018-08-29 Boe Technology Group Co. Ltd. Unité de pixels delo, son procédé d'attaque et afficheur delo
US11250779B2 (en) * 2018-05-08 2022-02-15 Boe Technology Group Co., Ltd. Pixel circuit, method driving the same and display device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004341368A (ja) * 2003-05-16 2004-12-02 Semiconductor Energy Lab Co Ltd 表示装置
JP2005266770A (ja) * 2004-03-15 2005-09-29 Samsung Sdi Co Ltd 発光表示装置及びその駆動方法
JP2006523322A (ja) * 2003-04-01 2006-10-12 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 表示装置、及びこのような装置の表示画素のスパークリング方法
WO2009098802A1 (fr) * 2008-02-08 2009-08-13 Sharp Kabushiki Kaisha Circuit de pixel et dispositif d'affichage
JP2012058443A (ja) * 2010-09-08 2012-03-22 Hitachi Displays Ltd 画像表示装置およびその駆動方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006523322A (ja) * 2003-04-01 2006-10-12 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 表示装置、及びこのような装置の表示画素のスパークリング方法
JP2004341368A (ja) * 2003-05-16 2004-12-02 Semiconductor Energy Lab Co Ltd 表示装置
JP2005266770A (ja) * 2004-03-15 2005-09-29 Samsung Sdi Co Ltd 発光表示装置及びその駆動方法
WO2009098802A1 (fr) * 2008-02-08 2009-08-13 Sharp Kabushiki Kaisha Circuit de pixel et dispositif d'affichage
JP2012058443A (ja) * 2010-09-08 2012-03-22 Hitachi Displays Ltd 画像表示装置およびその駆動方法

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3267433A4 (fr) * 2015-03-02 2018-08-29 Boe Technology Group Co. Ltd. Unité de pixels delo, son procédé d'attaque et afficheur delo
WO2017221950A1 (fr) * 2016-06-24 2017-12-28 シャープ株式会社 Substrat de photo-irradiation
CN109475751A (zh) * 2016-06-24 2019-03-15 夏普株式会社 光照射用基板
JPWO2017221950A1 (ja) * 2016-06-24 2019-06-20 シャープ株式会社 光照射用基板
CN109475751B (zh) * 2016-06-24 2020-10-20 夏普株式会社 光照射用基板
US10974062B2 (en) 2016-06-24 2021-04-13 Sharp Kabushiki Kaisha Photoirradiation substrate
WO2018094953A1 (fr) 2016-11-28 2018-05-31 Viewtrix Technology Co., Ltd. Pilotage distributif d'un panneau d'affichage
CN110462721A (zh) * 2016-11-28 2019-11-15 上海云英谷科技有限公司 显示面板的分布式驱动
EP3545513A4 (fr) * 2016-11-28 2020-08-12 Shanghai Yunyinggu Technology Co., Ltd. Pilotage distributif d'un panneau d'affichage
US10762829B2 (en) 2016-11-28 2020-09-01 Beijing Yunyinggu Technology Co., Ltd. Distributive-driving of display panel
CN110462721B (zh) * 2016-11-28 2022-07-08 昆山云英谷电子科技有限公司 显示面板的分布式驱动
US11250779B2 (en) * 2018-05-08 2022-02-15 Boe Technology Group Co., Ltd. Pixel circuit, method driving the same and display device

Similar Documents

Publication Publication Date Title
CN106097964B (zh) 像素电路、显示面板、显示设备及驱动方法
KR101411619B1 (ko) 화소 회로와 그 구동 방법 및 이를 이용한 유기 발광 표시 장치
US9508287B2 (en) Pixel circuit and driving method thereof, display apparatus
KR100432651B1 (ko) 화상 표시 장치
KR101973125B1 (ko) 화소 회로와 그 구동 방법 및 이를 이용한 유기발광표시장치
CN104751777B (zh) 像素电路、像素及包括该像素的amoled显示装置及其驱动方法
KR102380303B1 (ko) 유기 발광 표시 장치 및 이의 구동 방법
KR102453259B1 (ko) 전계 발광 표시장치와 그 구동 방법
TWI537922B (zh) Display device
KR102237748B1 (ko) 유기 발광 표시 장치 및 이의 구동방법
JP2005148750A (ja) 表示装置のピクセル回路,表示装置,及びその駆動方法
KR102473217B1 (ko) 전계 발광 표시장치
KR101650460B1 (ko) 디스플레이 디바이스
WO2015016007A1 (fr) Dispositif d'affichage et son procédé de commande
JP2014038168A (ja) 表示装置、電子機器、駆動方法および駆動回路
US7285797B2 (en) Image display apparatus without occurence of nonuniform display
US9558694B2 (en) Organic light emitting display device
JP2009258301A (ja) 表示装置
KR102033755B1 (ko) 유기전계발광표시장치와 이의 구동방법
KR102062875B1 (ko) 화소 및 이를 이용한 유기전계발광 표시장치
KR102659608B1 (ko) 화소 및 이를 포함하는 표시 장치
KR102418719B1 (ko) 유기 발광 표시 장치 및 이의 구동방법
KR20140147600A (ko) 표시패널 및 이를 포함하는 유기전계 발광표시장치
KR102647022B1 (ko) 전계발광 표시장치
KR102731008B1 (ko) 전계 발광 표시 장치

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14832528

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: JP

122 Ep: pct application non-entry in european phase

Ref document number: 14832528

Country of ref document: EP

Kind code of ref document: A1