WO2014155706A1 - 信号処理装置 - Google Patents

信号処理装置 Download PDF

Info

Publication number
WO2014155706A1
WO2014155706A1 PCT/JP2013/059628 JP2013059628W WO2014155706A1 WO 2014155706 A1 WO2014155706 A1 WO 2014155706A1 JP 2013059628 W JP2013059628 W JP 2013059628W WO 2014155706 A1 WO2014155706 A1 WO 2014155706A1
Authority
WO
WIPO (PCT)
Prior art keywords
value
clock
signal
timing
count
Prior art date
Application number
PCT/JP2013/059628
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
靖則 伊戸
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to CN201380075156.XA priority Critical patent/CN105102991B/zh
Priority to PCT/JP2013/059628 priority patent/WO2014155706A1/ja
Priority to KR1020157030604A priority patent/KR101795199B1/ko
Priority to GB1517671.2A priority patent/GB2527007B/en
Priority to JP2015507891A priority patent/JP5972450B2/ja
Publication of WO2014155706A1 publication Critical patent/WO2014155706A1/ja
Priority to HK16100570.0A priority patent/HK1212777A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R21/00—Arrangements for measuring electric power or power factor
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H1/00—Details of emergency protective circuit arrangements
    • H02H1/0061—Details of emergency protective circuit arrangements concerning transmission of signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
    • G01R19/2513—Arrangements for monitoring electric power systems, e.g. power lines or loads; Logging
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J3/00—Circuit arrangements for ac mains or ac distribution networks
    • H02J3/04—Circuit arrangements for ac mains or ac distribution networks for connecting networks of the same frequency but supplied from different sources
    • H02J3/08—Synchronising of networks

Definitions

  • the present invention relates to a time synchronization control technique, and more particularly, to a time synchronization control technique in a device that collects the amount of electricity of a power transmission line or a bus.
  • a protection control system that collects the amount of electricity (voltage value, current value) of power transmission lines and buses at a plurality of locations, immediately shuts down the system when an abnormality is detected from those amounts of electricity, and suppresses the spread of accidents.
  • a signal synchronized between collection points is required as a reference for collecting electricity.
  • a plurality of data collection devices hereinafter also referred to as MU: Merging Unit
  • process bus a local area network
  • IED Intelligent Electronic Device
  • each MU is equipped with a high-accuracy crystal oscillator (frequency deviation: ⁇ several ppm) in the clock generation circuit to generate a high-precision clock with a small frequency deviation, and the sampling timing deviation between MUs is ⁇ several times per second. Must be kept below microseconds. Therefore, an inexpensive general-purpose oscillation circuit (frequency deviation accuracy of about ⁇ 50 ppm) generally used in digital circuits cannot be used, and there is a problem that costs increase.
  • a high-accuracy crystal oscillator frequency deviation: ⁇ several ppm
  • the present invention has been made to solve the above-mentioned problems, and has as its main object to enable highly accurate synchronous control even when a general-purpose oscillation circuit having a frequency deviation of about ⁇ 50 ppm is used. To do.
  • the signal processing apparatus is A 1PPS signal receiving unit that receives a 1PPS (1 Pulse Per Second) signal; A clock generation unit that generates a clock signal having a clock period smaller than that of one second; Each time the 1PPS signal is input from the 1PPS signal receiving unit, the clock signal is input from the clock generation unit, and the 1PPS signal is input, a clock deviation that is a frequency deviation of the clock signal with respect to the 1PPS signal is measured.
  • a clock deviation measuring unit to A deviation measurement value holding unit for holding a plurality of clock deviation measurement values obtained by a plurality of measurements in the clock deviation measurement unit;
  • the latest clock deviation measurement value of a plurality of clock deviation measurement values held in the deviation measurement value holding unit is compared with another clock deviation measurement value, and the latest clock deviation measurement value is compared with another clock deviation.
  • the latest clock deviation measurement value is output to the output destination when the measurement value matches within a predetermined allowable range, and the latest clock deviation measurement value does not match the other clock deviation measurement value within the allowable range.
  • a deviation measurement value selector for outputting any one of the other clock deviation measurement values to the output destination.
  • a clock deviation between a clock signal having a minute clock period compared to 1 second and a 1PPS signal is used, even if a general-purpose oscillation circuit having a frequency deviation of about ⁇ 50 ppm is used, high accuracy is achieved. Synchronous control can be performed.
  • another clock deviation value is selected instead of the latest clock deviation measurement value. Even if an abnormality occurs in reception of the signal, the abnormality does not affect the generation of the sampling signal.
  • FIG. 3 is a diagram illustrating a configuration example of a data collection device according to the first embodiment.
  • FIG. 3 is a diagram illustrating an operation example of the data collection device according to the first embodiment.
  • FIG. 4 is a diagram illustrating a configuration example of a data collection device according to a second embodiment.
  • FIG. 10 is a diagram illustrating an operation example of the data collection device according to the second embodiment.
  • FIG. 3 is a diagram illustrating a hardware configuration example of the data collection device according to the first and second embodiments.
  • Embodiment 1 a data collection device (MU) that calculates a correction value of a counter (sampling signal generation counter) that determines a cycle for sampling an electric quantity according to a clock deviation measurement value will be described.
  • a general-purpose oscillation circuit having a frequency deviation of about ⁇ 50 ppm is used, high-precision synchronization can be achieved.
  • the data collection device of the present embodiment holds a plurality of clock deviation measurement values, and if the latest clock deviation measurement value matches the previous clock deviation measurement value, the latest clock deviation measurement value is selected and does not match. In this case, the latest clock deviation value is selected instead of the latest clock deviation measurement value. For this reason, even when an abnormality such as the interruption of the 1PPS signal occurs, the abnormality does not affect the generation of the sampling signal.
  • FIG. 1 shows a configuration example of a data collection device 100 according to the present embodiment.
  • the data collection device 100 corresponds to an example of a signal processing device.
  • the data collection apparatus 100 according to the present embodiment includes a deviation measurement value holding unit 301 that holds a plurality of clock deviation measurement values, and a subsequent stage among the plurality of clock deviation measurement values held in the deviation measurement value holding unit 301.
  • the main feature is that it includes a clock deviation value generation unit 302 that selects a clock deviation measurement value to be output to the sampling period counting unit 105.
  • the operation of the data collection device 100 according to the present embodiment is performed using a data collection device that does not include the deviation measurement value holding unit 301 and the clock deviation value generation unit 302. The principle will be explained.
  • FIG. 5 shows a configuration of the data collection device 150 excluding the deviation measurement value holding unit 301 and the clock deviation value generation unit 302 from the data collection device 100 according to the present embodiment.
  • the data collection device 150 receives the 1PPS signal and transmits data indicating the measured amount of electricity to the arithmetic device 200.
  • the arithmetic device 200 that is an IED detects an abnormality in the power system and suppresses the spread of the accident by shutting off the system.
  • the transmission source of the 1PPS signal may be the arithmetic device 200 or another device having a GPS (Global Positioning System) receiver.
  • the 1PPS signal receiving unit 101 receives the 1PPS signal.
  • the clock generation unit 102 generates an operation clock signal (hereinafter simply referred to as a clock signal) of the data collection device 150.
  • the clock cycle of the clock signal is very small compared to 1 second.
  • the clock deviation measuring unit 103 measures a clock deviation that is a frequency deviation with respect to the clock signal of the data collection device 150 with respect to the period of the 1PPS signal.
  • the deviation measurement value holding unit 104 holds the clock deviation measurement value measured by the clock deviation measurement unit 103. Unlike the deviation measurement value holding unit 301 in FIG. 1, the deviation measurement value holding unit 104 holds only one clock deviation measurement value.
  • the sampling period count unit 105 counts the time interval of the timing for sampling the amount of electricity.
  • the sampling cycle counting unit 105 receives the 1PPS signal from the 1PPS signal receiving unit 101, receives the clock signal from the clock generation unit 102, starts counting according to the clock cycle of the clock signal when the 1PPS signal is input, and completes the counting. When the count up to the value is completed, the count from the count start value is started.
  • the sampling period counting unit 105 corresponds to an example of a counter.
  • the sampling signal generation unit 106 generates a sampling timing signal (also referred to as a sampling signal) that is a pulse indicating the sampling timing from the count value of the sampling cycle counting unit 105.
  • a sampling timing signal also referred to as a sampling signal
  • the electric quantity measuring unit 107 measures the electric quantity of the power system at the timing of the pulse (sampling signal) generated by the sampling signal generating unit 106.
  • the data generation unit 108 converts the amount of electricity measured by the amount of electricity measurement unit 107 into digital data in a communication frame format that can be transmitted to the local area network (process bus).
  • the communication unit 109 transmits the digital data generated by the data generation unit 108 to the arithmetic device 200 via a local area network (process bus).
  • a local area network process bus
  • the data collection device 150 receives a 1 PPS signal from the arithmetic device 200 using transmission means such as an optical fiber cable or an electric signal cable.
  • the 1PPS signal is a pulse signal indicating a period of 1 second of absolute time, and the period error is as small as several ppm or less.
  • the 1PPS signal is received by the 1PPS signal receiving unit 101 and distributed to the clock deviation measuring unit 103 and the sampling period counting unit 105.
  • a clock signal of the data collection device 150 is generated and distributed to the clock deviation measurement unit 103 and the sampling period counting unit 105.
  • the clock deviation measuring unit 103 measures a clock deviation that is a difference between the reception timing of the 1PPS signal and one second counted by the clock signal of the data collecting device 150, and the measurement result is held in the deviation measured value holding unit 104. .
  • the sampling period counting unit 105 is a counter that counts up or down with the clock signal generated by the clock generation unit 102.
  • the upper limit value (count completion value) of the count value for generating the sampling period is determined based on the clock deviation measurement value held in the deviation measurement value holding unit 104 so as to match the accuracy of the 1PPS signal.
  • the sampling cycle is 250 microseconds.
  • the accuracy of the 1PPS signal is 0 ppm
  • 250 microseconds corresponds to 20000 counts with an 80 MHz counter.
  • the frequency deviation of the clock signal is ⁇ 50 ppm
  • the count of 20000 times is 250.0125 microseconds, and the sampling period is increased by 12.5 nanoseconds.
  • the time limit of the sampling period is set to 250 microseconds (at 0 ppm by setting the count upper limit value of the 80 MHz counter to 19999 times. Time width).
  • the sampling signal generation unit 106 generates a sampling timing signal to be given to the electric quantity measurement unit 107 using the count value generated by the sampling period counting unit 105.
  • the electric quantity measuring unit 107 measures the electric quantity (current, voltage) of the power system by receiving the sampling timing signal generated by the sampling signal generating unit 106.
  • the digital data generation unit 108 is configured in a communication frame format that can be transmitted by the communication unit 109 in order to transmit the amount of electricity measured by the sampling signal generation unit 106 to the arithmetic device 200.
  • the communication unit 109 transmits the communication frame generated by the digital data generation unit 108 to the arithmetic device 200.
  • the clock deviation measuring unit 103 starts generating a 10-millisecond periodic pulse starting from the time when the 1PPS signal is received and using the clock signal as a count source. When the value of the 10-millisecond pulse count counted up by the 10-millisecond periodic pulse reaches 99, the clock deviation measurement unit 103 starts counting by the clock deviation measurement counter using the clock signal as a count source. When the 1PPS signal is received after the count starts, the clock deviation measuring unit 103 stops counting the clock deviation measuring counter.
  • the clock frequency deviation accumulation amount of the clock signal during reception of 1 PPS signal (for example, reference numeral 500 in FIG. 6).
  • the time corresponding to the rectangle) can be obtained.
  • the deviation accumulation amount (clock deviation measurement value) obtained by the clock deviation measurement unit 103 is held in the deviation measurement value holding unit 104.
  • a 10-millisecond counter that counts according to the clock period of the clock signal operates. For example, when the clock signal is 80 MHz, the count is in units of 12.5 nanoseconds, so 800000 counts to 10 milliseconds. When the count of 10 milliseconds is the 99th time, if the counter reaches 800,000, the measurement of the clock signal of the data collection device 150 takes 1 second. A difference in reception timing of 1 second and 1 PPS signal counted by this clock signal is a measured value of the clock deviation. In FIG.
  • the clock signal counts late by 20 microseconds ((800000-798400) ⁇ 12.5 nanoseconds) in 1 second. This value is a measured value of the clock deviation.
  • the clock deviation measuring unit 103 measures a clock deviation that is a divergence time per second of the clock signal with respect to the 1PPS signal, and stores the clock deviation measured value in the deviation measured value holding unit 104.
  • the sampling signal is output only 3999 times per second as shown in FIG. 8, and the sampling signal is output at a cycle of 250 microseconds. It will not be done. For this reason, in order to perform correction for 20 microseconds, it is necessary to change the upper limit value (count completion value) of the sampling period counter.
  • the sampling period count unit 105 includes a sampling signal generation counter.
  • the sampling cycle count unit 105 calculates the deviation accumulation amount (clock deviation measurement value) per sampling cycle from the deviation accumulation amount (clock deviation measurement value) for one second held in the deviation measurement value holding unit 104. For example, if the sampling cycle is 250 microseconds as described above, the sampling signal generation counter samples 4000 times per second, so that the deviation accumulation for 1 second held in the deviation measurement value holding unit 104 is performed. The amount (clock deviation measurement value) is divided by 4000 to obtain a deviation accumulation amount (clock deviation measurement value) per sampling period.
  • the sampling cycle count unit 105 adds or subtracts the calculated accumulated deviation amount from the ideal value of the sampling cycle count (count value when the clock deviation is 0 ppm), and uses this value as the upper limit value (count completion value) of the sampling signal generation counter.
  • reference numeral 600 indicates the upper limit value of the sampling signal generation counter.
  • the sampling signal generation unit 106 monitors the count value of the sampling signal generation counter, and makes the sampling timing signal for the electric quantity measurement unit 107 significant at the timing when the count value becomes 0 (count start value).
  • the reference numeral 600 may be a different value for each sampling.
  • fine adjustment can be performed by changing the upper limit value of the sampling signal generation counter for each sampling. For example, in three samplings, the value of the symbol 600 is set to the ideal value (count value when the clock deviation is 0 ppm) once, and the value 2 less than the ideal value is set to twice. In this case, adjustment for four clocks is performed during three samplings, and adjustment for 1.33 clocks per sampling can be performed.
  • the data processing device 150 shown in FIG. 5 measures the deviation amount of the clock signal with respect to the 1PPS signal, and determines the upper limit value of the sampling period counting unit 105 using the measurement result, thereby determining the sampling period. Match the time width to the ideal time width (time width at 0 ppm).
  • FIG. 1 The difference between the configuration of FIG. 1 and the configuration of FIG. 5 is that, in FIG. 1, a deviation measurement value holding unit 301 is arranged instead of the deviation measurement value holding unit 104, and a clock deviation value generation unit 302 is added. It is. Except for the deviation measurement value holding unit 301 and the clock deviation value generation unit 302, the configuration is the same as that shown in FIG.
  • the deviation measurement value holding unit 301 holds a plurality of clock deviation measurement values measured by the clock deviation measurement unit 103. That is, the deviation measurement value holding unit 301 holds a plurality of clock deviation measurement values obtained by a plurality of measurements in the clock deviation measurement unit 103.
  • the clock deviation value generation unit 302 compares the plurality of clock deviation measurement values of the deviation measurement value holding unit 301 and outputs the clock deviation measurement value output to the sampling period counting unit 105, which is the output destination, to the plurality of clock deviation measurement values. Choose from.
  • the clock deviation value generation unit 302 corresponds to an example of a deviation measurement value selection unit.
  • the deviation measurement value holding unit 301 has a plurality of holding units (storage areas), and the latest clock deviation measurement value is held in the holding unit 1, the previous clock deviation measurement value is held in the holding unit 2, and the previous clock deviation is two.
  • the measured value is stored in the holding unit 3.
  • the amount of deviation of the clock signal from the 1PPS signal varies depending on environmental factors such as a temperature difference between day and night, but does not change within a short time such as several seconds. For this reason, the three clock deviation measurement values in the deviation measurement value holding unit 301 should match.
  • the clock deviation value generation unit 302 compares the plurality of clock deviation measurement values of the deviation measurement value holding unit 301, and if the latest clock deviation measurement value matches another clock deviation measurement value, the latest clock deviation measurement value. It is determined that the measurement value is normal, and the latest clock deviation measurement value is selected as a value to be output to the sampling period count unit 105. If the latest clock deviation measurement value does not coincide with other clock deviation measurement values, the clock deviation value generation unit 302 determines that an abnormality has occurred, for example, the 1PPS signal is interrupted, and does not update the clock deviation measurement value. Maintain the current value. That is, the clock deviation value generation unit 302 selects the clock deviation measurement value held in the holding unit 2 as a value to be output to the sampling period counting unit 105. Then, the clock deviation value generation unit 302 outputs the selected clock deviation measurement value to the sampling period counting unit 105.
  • the number of holding units in the deviation measurement value holding unit 301 has been described as three, but two or more arbitrary values may be used.
  • the latest clock deviation measurement value is output to the sampling period counting unit 105 only when the latest clock deviation measurement value in the deviation measurement value holding unit 301 completely matches the other clock deviation measurement value. It was decided to.
  • the latest clock deviation measured value is input to the sampling period count unit 105. You may make it output.
  • Embodiment 2 the deviation amount of the clock signal with respect to the 1PPS signal is measured, and the count upper limit value of the sampling period count unit is determined using the measurement result, whereby the time width of the sampling period is set to the ideal time width (0 ppm). It was explained that it matches the time width in (1).
  • the first embodiment an example is shown in which generation of a sampling signal due to an erroneous clock deviation measurement value is prevented when there is an abnormality in reception of a 1PPS signal.
  • the generation start position of the sampling timing signal is matched with the reception timing of the 1PPS signal. Indicates the method.
  • the sampling position adjustment unit 501 generates a timing correction amount for adjusting the generation start position of the sampling timing signal generated by the sampling signal generation unit 106 to the 1PPS signal reception timing. More specifically, the sampling position alignment unit 501 monitors the input timing of the 1PPS signal to the sampling cycle counting unit 105 and the timing of the count start value in the sampling cycle counting unit 105. When the timing of the count start value does not coincide with the input timing of the 1PPS signal, the sampling alignment unit 501 calculates a timing correction value for making the timing of the count start value coincide with the input timing of the 1PPS signal. .
  • the sampling period counting unit 105 changes the count upper limit value (count completion value) using the timing correction value calculated by the sampling position alignment unit 501, and matches the timing of the count start value with the input timing of the 1PPS signal.
  • the sampling position alignment unit 501 corresponds to an example of a timing correction value calculation unit.
  • the elements other than the sampling position alignment unit 501 are the same as those shown in FIG.
  • the amount of synchronization deviation (the difference between the sampling timing signal position and the 1PPS signal reception position in FIG. ) And the amount of synchronization deviation is different for each data collection device.
  • the sampling alignment unit 501 calculates the amount of synchronization deviation from the count value of the sampling signal generation counter at the time of 1PPS reception. Then, the sampling position alignment unit 501 outputs the calculated amount of synchronization deviation to the sampling period counting unit 105 as a timing correction amount.
  • the sampling period counting unit 105 can adjust the amount of synchronization deviation to 0 by changing the counter upper limit value based on the determination formula of the sampling signal generation counter upper limit value.
  • the sampling alignment unit 501 determines the direction of adjusting the sampling timing signal, that is, whether to add or subtract the (3) timing correction amount, according to the count value of the sampling signal generation counter when receiving the 1PPS signal.
  • the sampling position alignment unit 501 determines the count upper limit value. By subtracting the timing correction amount from the sampling timing signal, the sampling timing signal coincides with the 1PPS signal reception timing.
  • the sampling position alignment unit 501 timings the count upper limit value. By adding the correction amount, the sampling timing signal is made coincident with the 1PPS signal reception timing.
  • the adjustment of the timing correction amount may not be performed once but may be performed in a plurality of times. For example, if you want to limit the change in the sampling timing signal interval to 75 nanoseconds or less and the synchronization deviation amount is 750 ns, the maximum adjustment amount is 75 ns (4 counts for the 80 MHz counter) and the counter upper limit is adjusted. It may be performed 10 times. Further, the adjustment amount for each time may not be the same.
  • the generation start position of the sampling timing signal is set. It becomes possible to match the 1PPS signal reception timing.
  • Embodiments 1 and 2 the example in which sampling period counting section 105 counts by increment has been described, so that the count start value is the lower limit value of sampling period counting section 105 and the count completion value is the upper limit value. .
  • the sampling cycle count unit 105 counts by decrement, the count start value becomes the upper limit value of the sampling cycle count unit 105, and the count completion value becomes the lower limit value.
  • the data collection device 100 is a computer, and each element of the data collection device 100 can be realized by a program.
  • a control device 901 As a hardware configuration of the data collection device 100, a control device 901, an external storage device 902, a main storage device 903, a communication device 904, an input / output device 905, a clock generation circuit 906, and a counter 907 are connected to the bus.
  • the control device 901 is a CPU that executes a program.
  • the external storage device 902 is, for example, a ROM (Read Only Memory), a flash memory, or a hard disk device.
  • the main storage device 903 is a RAM (Random Access Memory).
  • the deviation measured value holding unit 301 is realized by the main storage device 903, for example.
  • the communication device 904 corresponds to the physical layer of the 1PPS signal receiving unit 101 and the communication unit 109.
  • the input / output device 905 is, for example, a mouse, a keyboard, a display device, or the like.
  • the clock generation circuit 906 includes a crystal oscillator and generates a clock signal for the data collection device 100.
  • the clock generation unit 102 is realized by a clock generation circuit 906.
  • the sampling period counting unit 105 is realized by a counter 907.
  • the program is normally stored in the external storage device 902, and is loaded into the main storage device 903 and sequentially read and executed by the control device 901.
  • the program is a program that realizes the functions described as “ ⁇ units” shown in FIG. 1 and FIG.
  • an operating system (OS) is also stored in the external storage device 902. At least a part of the OS is loaded into the main storage device 903, and the control device 901 executes the OS while “ ”Is executed.
  • FIG. 9 is merely an example of the hardware configuration of the data collection device 100, and the hardware configuration of the data collection device 100 is not limited to the configuration illustrated in FIG. Also good.
  • 100 data collection device 101 1PPS signal receiving unit, 102 clock generating unit, 103 clock deviation measuring unit, 104 deviation measured value holding unit, 105 sampling period counting unit, 106 sampling signal generating unit, 107 electric quantity measuring unit, 108 data generation Unit, 109 communication unit, 301 deviation measurement value holding unit, 302 clock deviation value generation unit, 501 sampling position alignment unit.

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Remote Monitoring And Control Of Power-Distribution Networks (AREA)
PCT/JP2013/059628 2013-03-29 2013-03-29 信号処理装置 WO2014155706A1 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CN201380075156.XA CN105102991B (zh) 2013-03-29 2013-03-29 信号处理装置
PCT/JP2013/059628 WO2014155706A1 (ja) 2013-03-29 2013-03-29 信号処理装置
KR1020157030604A KR101795199B1 (ko) 2013-03-29 2013-03-29 신호 처리 장치
GB1517671.2A GB2527007B (en) 2013-03-29 2013-03-29 Signal processing device for time synchronization control
JP2015507891A JP5972450B2 (ja) 2013-03-29 2013-03-29 信号処理装置
HK16100570.0A HK1212777A1 (zh) 2013-03-29 2016-01-19 信號處理裝置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2013/059628 WO2014155706A1 (ja) 2013-03-29 2013-03-29 信号処理装置

Publications (1)

Publication Number Publication Date
WO2014155706A1 true WO2014155706A1 (ja) 2014-10-02

Family

ID=51622754

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2013/059628 WO2014155706A1 (ja) 2013-03-29 2013-03-29 信号処理装置

Country Status (6)

Country Link
JP (1) JP5972450B2 (zh)
KR (1) KR101795199B1 (zh)
CN (1) CN105102991B (zh)
GB (1) GB2527007B (zh)
HK (1) HK1212777A1 (zh)
WO (1) WO2014155706A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107615205A (zh) * 2015-05-27 2018-01-19 三菱电机株式会社 时钟诊断装置及时钟诊断方法
CN108414841A (zh) * 2018-03-09 2018-08-17 黄建钟 一种秒脉冲稳定度测量装置
JP2021027512A (ja) * 2019-08-07 2021-02-22 ファナック株式会社 同期方法、及び制御装置

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101694256B1 (ko) 2015-11-24 2017-01-23 한국화학연구원 금속불화물계 형광체의 연속 제조방법
JP6396349B2 (ja) * 2016-02-24 2018-09-26 ファナック株式会社 信号検査装置、信号検査システム、信号検査方法及び信号検査プログラム
CN110061827B (zh) * 2018-01-19 2023-07-18 中电普瑞电力工程有限公司 一种基于同步时钟的等间隔数据采集方法及装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09113654A (ja) * 1995-10-16 1997-05-02 Nec Ic Microcomput Syst Ltd 間欠受信制御器
JP2001052280A (ja) * 1999-05-28 2001-02-23 Fuji Electric Co Ltd 分散されているシステム機器の同期装置、及び分散制御システム
JP2003232876A (ja) * 2002-02-07 2003-08-22 Fujitsu Ten Ltd 時計補正装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1020052A (ja) * 1996-07-01 1998-01-23 Yazaki Corp 時刻補正方法及びその装置
JP4316103B2 (ja) * 2000-04-27 2009-08-19 株式会社東芝 故障点標定装置
CN1642010B (zh) * 2004-01-01 2010-04-28 华为技术有限公司 时钟锁定和频率偏差的检测装置
JP2006310964A (ja) * 2005-04-26 2006-11-09 Canon Inc 通信端末装置及びその制御方法、並びにプログラム
CN101051888A (zh) * 2006-04-04 2007-10-10 北京信威通信技术股份有限公司 一种基站获得和保持同步的方法
JP4996424B2 (ja) * 2007-11-08 2012-08-08 ルネサスエレクトロニクス株式会社 信号処理装置
JP2013153241A (ja) * 2012-01-24 2013-08-08 Kyocera Corp 基地局
CN102721865B (zh) * 2012-06-04 2015-06-17 惠州Tcl移动通信有限公司 一种用于测量晶振准确性的方法和系统
JP5936716B2 (ja) * 2013-02-04 2016-06-22 三菱電機株式会社 信号処理装置
JP2014195210A (ja) * 2013-03-29 2014-10-09 Jvc Kenwood Corp 放送装置、伝送方法、放送システム

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09113654A (ja) * 1995-10-16 1997-05-02 Nec Ic Microcomput Syst Ltd 間欠受信制御器
JP2001052280A (ja) * 1999-05-28 2001-02-23 Fuji Electric Co Ltd 分散されているシステム機器の同期装置、及び分散制御システム
JP2003232876A (ja) * 2002-02-07 2003-08-22 Fujitsu Ten Ltd 時計補正装置

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107615205A (zh) * 2015-05-27 2018-01-19 三菱电机株式会社 时钟诊断装置及时钟诊断方法
CN108414841A (zh) * 2018-03-09 2018-08-17 黄建钟 一种秒脉冲稳定度测量装置
CN108414841B (zh) * 2018-03-09 2023-07-28 黄建钟 一种秒脉冲稳定度测量装置
JP2021027512A (ja) * 2019-08-07 2021-02-22 ファナック株式会社 同期方法、及び制御装置
JP7328064B2 (ja) 2019-08-07 2023-08-16 ファナック株式会社 同期方法、及び制御装置

Also Published As

Publication number Publication date
CN105102991A (zh) 2015-11-25
KR101795199B1 (ko) 2017-11-07
GB2527007A (en) 2015-12-09
JP5972450B2 (ja) 2016-08-17
JPWO2014155706A1 (ja) 2017-02-16
HK1212777A1 (zh) 2016-06-17
GB2527007B (en) 2018-01-10
GB201517671D0 (en) 2015-11-18
KR20150134405A (ko) 2015-12-01
CN105102991B (zh) 2017-12-08

Similar Documents

Publication Publication Date Title
JP5972450B2 (ja) 信号処理装置
KR101487788B1 (ko) 클럭 검출 방법 및 그 장치
EP3163787B1 (en) Method and device for compensating time stamp of clock
CN109085616B (zh) 一种卫星授时方法、装置及存储介质
CN103592843A (zh) 一种时间戳电路和实现方法
JP4051840B2 (ja) 分散されているシステム機器の同期装置
CN109283864A (zh) 一种数据采样的时间同步、校准方法和系统
JP5936716B2 (ja) 信号処理装置
JP2009300128A (ja) サンプリング同期装置、サンプリング同期方法
JP2013024853A (ja) 周波数カウンタ
CN103941622A (zh) 基于fpga的高精度秒脉冲倍频出采样脉冲的方法
EP1756678B1 (en) Measuring clock jitter
CN103618501A (zh) 基于fpga的交流采样同步倍频器
CN110928177B (zh) 一种时钟同步系统及方法
JP4535288B2 (ja) 分散制御システム
JP2012195840A (ja) 通信装置、通信制御方法
CN110098885B (zh) 一种时钟同步电路、装置及其方法
JP2013024854A (ja) 距離測定方法及びそのシステム
JP5035383B2 (ja) 分散制御システム
CN114070762B (zh) 网络监测探针组件、同步方法、数据采集分析装置
CN104485945B (zh) 采用精确相位控制实现射频频率无缝隙倒换的装置
RU2236753C2 (ru) Приемник-компаратор сигналов спутниковых радионавигационных систем
CN105814798B (zh) 结合单元和用于操作结合单元的方法
JP2020053738A (ja) 情報通信システム
JPH0851456A (ja) 伝送遅延時間測定装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201380075156.X

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13880257

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2015507891

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 1517671

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20130329

WWE Wipo information: entry into national phase

Ref document number: 1517671.2

Country of ref document: GB

ENP Entry into the national phase

Ref document number: 20157030604

Country of ref document: KR

Kind code of ref document: A

122 Ep: pct application non-entry in european phase

Ref document number: 13880257

Country of ref document: EP

Kind code of ref document: A1