WO2014004535A1 - Bipolar transistor on high-resistivity substrate - Google Patents
Bipolar transistor on high-resistivity substrate Download PDFInfo
- Publication number
- WO2014004535A1 WO2014004535A1 PCT/US2013/047658 US2013047658W WO2014004535A1 WO 2014004535 A1 WO2014004535 A1 WO 2014004535A1 US 2013047658 W US2013047658 W US 2013047658W WO 2014004535 A1 WO2014004535 A1 WO 2014004535A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- resistivity
- semiconductor die
- low
- substrate
- silicon substrate
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 319
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 159
- 239000010703 silicon Substances 0.000 claims abstract description 159
- 239000007943 implant Substances 0.000 claims abstract description 75
- 238000000034 method Methods 0.000 claims abstract description 49
- 238000012545 processing Methods 0.000 claims abstract description 19
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 157
- 239000004065 semiconductor Substances 0.000 claims description 116
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 75
- 239000012535 impurity Substances 0.000 claims description 42
- 238000004806 packaging method and process Methods 0.000 claims description 28
- 230000008569 process Effects 0.000 claims description 26
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 22
- 238000004519 manufacturing process Methods 0.000 claims description 21
- 230000003071 parasitic effect Effects 0.000 claims description 18
- 238000004891 communication Methods 0.000 claims description 17
- 230000005540 biological transmission Effects 0.000 claims description 15
- 229910052786 argon Inorganic materials 0.000 claims description 11
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 10
- 238000009792 diffusion process Methods 0.000 claims description 9
- 229910045601 alloy Inorganic materials 0.000 claims description 8
- 239000000956 alloy Substances 0.000 claims description 8
- 229910052785 arsenic Inorganic materials 0.000 claims description 8
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 8
- 230000008878 coupling Effects 0.000 claims description 7
- 238000010168 coupling process Methods 0.000 claims description 7
- 238000005859 coupling reaction Methods 0.000 claims description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 6
- 229910052796 boron Inorganic materials 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 4
- 230000003750 conditioning effect Effects 0.000 claims description 3
- 239000002019 doping agent Substances 0.000 claims description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 2
- 229920005591 polysilicon Polymers 0.000 claims 2
- 230000000694 effects Effects 0.000 abstract description 6
- 239000000306 component Substances 0.000 description 62
- 238000005516 engineering process Methods 0.000 description 62
- 238000013461 design Methods 0.000 description 27
- 235000012431 wafers Nutrition 0.000 description 26
- 230000010354 integration Effects 0.000 description 20
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 16
- 230000008901 benefit Effects 0.000 description 15
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 14
- 230000002829 reductive effect Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 11
- 238000002955 isolation Methods 0.000 description 10
- 238000007726 management method Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 230000000670 limiting effect Effects 0.000 description 6
- 230000009467 reduction Effects 0.000 description 6
- 230000003321 amplification Effects 0.000 description 5
- 239000000969 carrier Substances 0.000 description 5
- 230000001276 controlling effect Effects 0.000 description 5
- 238000001914 filtration Methods 0.000 description 5
- 238000003199 nucleic acid amplification method Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 239000006185 dispersion Substances 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 230000008676 import Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052756 noble gas Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 230000036961 partial effect Effects 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 2
- 239000002244 precipitate Substances 0.000 description 2
- 108091064702 1 family Proteins 0.000 description 1
- XUKUURHRXDUEBC-KAYWLYCHSA-N Atorvastatin Chemical compound C=1C=CC=CC=1C1=C(C=2C=CC(F)=CC=2)N(CC[C@@H](O)C[C@@H](O)CC(O)=O)C(C(C)C)=C1C(=O)NC1=CC=CC=C1 XUKUURHRXDUEBC-KAYWLYCHSA-N 0.000 description 1
- HBBGRARXTFLTSG-UHFFFAOYSA-N Lithium ion Chemical compound [Li+] HBBGRARXTFLTSG-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000008358 core component Substances 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000006837 decompression Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910001416 lithium ion Inorganic materials 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 229920001690 polydopamine Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/36—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0821—Collector regions of bipolar transistors
- H01L29/0826—Pedestal collectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
- H01L2924/30111—Impedance matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/111—Indexing scheme relating to amplifiers the amplifier being a dual or triple band amplifier, e.g. 900 and 1800 MHz, e.g. switched or not switched, simultaneously or not
Definitions
- the present disclosure generally relates to the electronics, and more particularly, to radio frequency front-end modules.
- Radio frequency is a common term for a range of frequency of electromagnetic radiation typically used to produce and detect radio waves. Such a range can be from about 30 kHz to 300 GHz.
- Wireless communication devices often include front-end circuitry for processing or conditioning RF signals at an incoming or outgoing frequency or signal port.
- RF front-end modules may be components of receiver, transmitter, or transceiver systems associated with a wireless device.
- RF front-end design may include a number of considerations, including complexity, substrate compatibility, performance, and integration.
- Certain embodiments disclosed herein provide a semiconducto die including a silicon substrate having a high-resistivity portion and a bipolar transistor disposed on the silicon substrate above the high-resistivity portion.
- Certain embodiments disclosed herein provide a method of fabricating a semiconductor die including providing at least a portion of a high- resistivity bulk silicon substrate and forming one or more bipolar transistors on the high-resistivity substrate.
- a radio-frequency (RF) module including a packaging substrate configured to receive a plurality of components and a die mounted on the packaging substrate, the die having a high-resistivity substrate portion, a power amplifier including an SiGe bipolar transistor disposed above the high-resistivity substrate portion, and one or more passive devices.
- the RF module may further include a plurality of connectors configured to provide electrical connections between the die and the packaging substrate.
- Certain embodiments disclosed herein provide a semiconducto die including a silicon substrate having a high-resistivity portion and a FET transistor disposed on the silicon substrate above the high-resistivity portion.
- Certain embodiments disclosed herein provide a method of fabricating an integrated front-end module including providing at least a portion of a high-resistivity bulk silicon substrate and forming one or more FET transistors on or above the high-resistivity substrate.
- a radio-frequency (RF) module including a packaging substrate configured to receive a plurality of components and a die mounted on the packaging substrate, the die having a high-resistivity substrate portion, a switch including a FET transistor disposed above the high-resistivity substrate portion, and one or more passive devices.
- the RF module may further include a plurality of connectors configured to provide electrical connections between the die and the packaging substrate.
- Certain embodiments disclosed herein provide a semiconductor die including a silicon substrate having a high-resistivity portion, an active RF device disposed on the substrate above the high-resistivity portion, and a low- resistivity well at least partially surrounding the RF device, the low-resistivity well being disposed a first distance away from the RF device.
- Certain embodiments provide a method of fabricating a semiconductor die including providing at least a portion of a high-resistivity bulk silicon substrate, forming one or more active RF devices above the high- resistivity substrate, and implanting a low-resistivity well on a top surface of the bulk substrate a first distance away from the RF device.
- Certain embodiments disclosed herein provide a semiconductor wafer including a high-resistivity bulk silicon substrate of a first impurity type having a top surface that lies in a top plane, a transistor sub-collector region of a second impurity type disposed at least partially below the top plane, a low- resistivity epitaxial layer of the second impurity type disposed adjacent to the top surface and lying in a plane parallel to the top plane, and a low-resistivity well of the first impurity type disposed adjacent to the top surface and extending below the top plane, the low-resistivity well positioned a distance away from the sub- collector region.
- Certain embodiments disclosed herein provide a semiconducto wafer including a high-resistivity bulk silicon substrate of a first impurity type having a top surface that lies in a top plane, a doped drain region and a doped source region, each being of a second impurity type and extending below the top plane, a low-resistivity epitaxial layer of the second impurity type disposed adjacent to the top surface and lying in a plane parallel to the top plane, and a low-resistivity well of the first impurity type disposed adjacent to the top surface and extending below the top plane, the low-resistivity well positioned at least a distance away from both the drain and source regions.
- Certain embodiments provide functional integration of all necessary and desirable building blocks of the front-end circuitry onto a single BiCMOS technology platform featuring a high-resistivity substrate.
- FEMs may be fully integrated using SiGe BiCMOS technology with high-resistivity layers.
- Certain embodiments disclosed herein provide a silicon substrate having a high-resistivity portion and an SiGe bipolar transistor disposed on the substrate above the high-resistivity portion.
- Certain embodiments disclosed herein provide a method of fabricating an integrated front-end module.
- the method may include providing at least a portion of a high-resistivity bulk silicon substrate and forming one or more bipolar transistors on the high-resistivity substrate.
- Certain embodiments disclosed herein provide a semiconductor die that includes a silicon substrate including a high-resistivity portion and being configured to receive a plurality of components.
- the die may further include RF front-end circuitry disposed on the substrate, the RF front-end circuitry including an SiGe bipolar transistor disposed above the high-resistivity portion.
- a radio-frequency (RF) module including a packaging substrate configured to receive a plurality of components, a die mounted on the packaging substrate, the die having a high- resistivity substrate portion, a switch, a power amplifier including an SiGe bipolar transistor disposed above the high-resistivity substrate portion, and one or more passive devices, and a plurality of connectors configured to provide electrical connections between the die and the packaging substrate.
- RF radio-frequency
- an RF device including a processor configured to process RF signals, RF front-end circuitry disposed on a substrate having a high-resistivity portion, the RF front-end circuitry including a switch, one or more passive devices, and a power amplifier including an SIGe bipolar transistor disposed above the high-resistivity portion, and an antenna in communication with at least a portion of the RF front-end circuitry to facilitate transmission and reception of the RF signals.
- Figure 1 is a block diagram showing an embodiment of a wireless device in accordance with one or more features of the present disclosure.
- Figure 2 illustrates an embodiment of an RF module in accordance with one or more features of the present disclosure.
- Figure 3A illustrates a block diagram of an embodiment of a power amplifier module in accordance with one or more features of the present disclosure.
- Figure 3B illustrates a schematic diagram of an embodiment of a power amplifier in accordance with one or more features of the present disclosure.
- Figure 4 illustrates a block diagram of a front-end module in accordance with one or more features of the present disclosure.
- Figure 5A illustrates a cross-sectional view of an embodiment of a bipolar transistor formed on low-resistivity bulk silicon substrate in accordance with one or more features of the present disclosure.
- Figure 5B illustrates a cross-sectional view of a bipolar transistor formed on high-resistivity bulk silicon substrate in accordance with one or more features of the present disclosure.
- Figure 5C illustrates an embodiment of a substrate having a plurality of electronic devices disposed thereon in accordance with one or more features of the present disclosure.
- Figure 5D illustrates an embodiment of a substrate having an electronic device disposed thereon in accordance with one or more features of the present disclosure.
- Figure 5E illustrates a cross-sectional view of a transmission line disposed above a high-resistivity substrate in accordance with one or more features of the present disclosure.
- Figure 5F illustrates a cross-sectional view of a FET transistor formed on low-resistivity bulk silicon substrate in accordance with one or more features of the present disclosure.
- Figure 5G illustrates a cross-sectional view of a FET transistor formed on high-resistivity bulk silicon substrate in accordance with one or more features of the present disclosure.
- Figure 6 illustrates a flow chart for a process for implementing a high-resistivit substrate in an integrated FEM device in accordance one or more features of with the present disclosure.
- Figures 7A-7B illustrate example layouts of embodiments of front-end modules in accordance with one or more features of the present disclosure.
- Figure 8 illustrates an embodiment of a dual-band front-end module in accordance with one or more features of the present disclosure.
- Figure 9 illustrates a schematic diagram of an integrated front- end module in accordance with one o more features of the present disclosure.
- Figures 10A and 10B illustrate embodiments of coexistence filters for front-end modules in accordance with one or more features of the present disclosure.
- Figure 1 1 is a graph illustrating gain and rejection specifications associated with the 802.1 1 ac wireless communication standard.
- Figures 12A-12D illustrate embodiments of packaging configurations for front-end modules in accordance with one or more features of the present disclosure.
- FEMs integrated RF front-end modules
- FEMs integrated RF front-end modules
- SiGe BiCMOS FEM's may enable emerging high throughput 802.1 1 ac WLAN applications.
- RF FEM's are incorporated into various types of wireless devices, including computer network radios, cellular phones, PDAs, electronic gaming devices, security and monitoring systems, multi-media systems, and other electronic devices including wireless LAN (WLAN) radios.
- WLAN wireless LAN
- MSMO multiple-input, multiple-output
- a-band WLAN i.e., 5GHz band, 5.9Ghz band
- a front-end module (FEM) or front-end IC (FEIC) is typically a preferred design implementation for the radio front-end design.
- FEMs or FEICs not only simplify the RF design of radio front-end circuitry but also greatly reduce the layout complexity in a compact radio.
- FEM and FEIC demonstrate the strength of integration for complicated RF circuit designs.
- the emerging IEEE 802.1 1 ac standard is a wireless computer networking standard which provides high throughput WLAN's below 6 GHz (what is commonly referred to as the 5 GHz band). This specification may enable multistation WLAN throughput of at least 1 Gigabit per second and a maximum single link throughput of at least 500 megabits per second (500 Mbit s).
- 802.1 1 ac chipsets are applicable in WiFi routers and consumer electronics, as well as in low-power 802.1 1 ac technology for smartphone application processors.
- 802.1 1 ac technology may provide one or more of the following technological advances, among others, over previous standards: Wider channel bandwidths (e.g., 80 MHz and 180 MHz channel bandwidths vs.
- MIMO spatial streams e.g., support for up to 8 spatial streams vs. 4 in 802.1 1 n
- multi-user MIMO and high-density modulation (up to 258 QAM).
- Such advances can allow for simultaneous streaming of HD video to multiple clients throughout the home, rapid synchronization and backup of large data files, wireless display, large campus/auditorium deployments, and manufacturing floor automation, based on single-link and multi-station enhancements.
- a FEM for use in a device having wireless communication functionality may include two or more integrated circuits, each circuit having one or more functional building blocks integrated therein and being disposed on a substrate, or die.
- a 5GHz power amplifier, a 2.4 GHz power amplifier, a discrete switch, and other components might be assembled onto a semiconductor die to implement the FEM system.
- two o more semiconductor die may be assembled into one FEM system, wherein the two die most likely comprise different semiconductor technologies (e.g., GaAs HBT and CMOS), wherein different technologies may each provide certain performance advantages over others.
- Integrating multiple functional building blocks of an FEM into one semiconductor die may introduce certain complications in that some aspect of the particular semiconductor technology used may be less than optimal for one or more particular blocks.
- an FEM utilizing a gallium-arsenide (GaAs) ⁇ based platform e.g., GaAs HBT
- GaAs HBT gallium-arsenide
- a controller fo controlling e.g., the functional position of a switch, or which among a group of amplifier devices are enabled, might preferably, or optimally, be done in a Silicon CMOS technology platform.
- each technology platform may import certain advantages and/or disadvantages for each building block in a given module.
- SIGe BiCMOS technology is a semiconductor technology platform that may be used to provide a platform for complete functional integration of FEM components.
- SiGe bipolar transistor and CMOS FET technologies may be incorporated together, along with possibly other types of circuit elements, such as capacitors, resistor, interconnect metallization, etc.
- Low-resistivity substrates may interact with above-disposed technology elements to degrade the individual performance of those elements.
- the low-resistivity substrate may absorb and transform RF signal energy within certain technology elements into heat or other harmonic RF signals.
- a transmission line element above a low-resistivity substrate may be less efficient in transporting the RF signal because of ioss of signal to the underlying substrate and/or dispersion effects (e.g., frequency dependent ioss and phase shift).
- parasitic capacitance values of the junction between the collector and substrate below and surrounding a SiGe bipolar transistor may have a dramatic impact on production of undesirable harmonic signals in connection with a desired amplified RF input signal.
- a parasitic n-well-to-substrate junction used in triple-well NMOS switches may produce undesirable harmonic signals.
- the identification and correlation of the impact of such parasitic substrate junctions on the production of harmonic signals, as well as the mitigation thereof using substrate engineering, may greatly affect overall performance of an FEM constructed using SiGe technology. It may therefore be desirable for integrated FEM design to address one or more of the following objectives: achieve low-loss passive matching components; achieve low NPN substrate junction capacitance (Cjs) to enhance NPN efficiency and linearity performance through effective harmonic terminating impedances; achieve low NFET Cjs to eliminate substrate loss contribution and enhance linearity by isolating and/or preventing rectification of the underlying substrate junction; and eliminate or reduce device substrate feedback through substrate isolation. As described herein, certain embodiments provide for improved performance of SiGe-based FEM's through the use of high- resistivity layers disposed underneath, adjacent to, and/or supporting one or more SiGe BiCMOS technology elements.
- higher resistivity substrates may result in device-substrate junctions that significantly suppresses the amplitude of harmonic signals.
- higher resistivity substrates can create junctions that have wider depletion regions and therefore lower capacitance per unit area.
- the modulation of such capacitances with imposed signals impinging upon the device-substrate junctions can be significantly less than with conventional lower-resistivity' substrates.
- less modulation of the junction capacitance can result in a system in which parasitic elements attaching to various circuit devices have increased static behavior and less overall impact on signal distortion.
- Certain embodiments disclosed herein provide progressively less expensive and smaller component size WiFi FEMs, while easing design challenges and providing benefits of functional integration.
- Functional integration of all necessary and/or desirable building blocks of an FEM onto a single SiGe BiCMOS technology platform may feature a high-resistivity substrate and may provide solutions to one or more of the concerns outlined above.
- the implementation, as described below, may be done in a manner that minimizes the losses of RF signals associated with, fo example, both 2.4 and 5GHz signals within the circuits, signal dispersion, and/or parasitic junction capacitances of active technology elements.
- the implementation of a high-resistivity layer or substrate underneath, adjacent to, and/or supporting the active semiconductor technology elements in other technologies, such as CMOS or bipolar technologies, may provide benefits similar to those generally associated with SiGe BiCMOS technology.
- certain embodiments of integrated FEMs using SiGe BiCMOS technology in combination with high- resistivity bulk substrate may simplify front-end circuit design of certain 802.1 1 a/b/g/n/ac WLAN devices, and may provide one or more of the following improvements over certain other solutions, some of which are described in greater detail below: incorporating functional FEM building blocks in a single die may allow for reduced cost, substrate area, package size and height, and assembly complexity; using a single semiconductor technology platform may provide for improved adjustment of input and output impedance and corresponding matching networks fo the various functional blocks in a manner that reduces design challenges; reduction in the perimeter and area parasitic junction capacitances of bipolar and MOSFET transistors may reduce the magnitude of harmonic signal generated by such junctions; reduction in the losses associated with the substrate may improve insertion losses for triple well CMOS FET switches; reduction in both magnitude and frequency dependence of the RF signal losses in the substrate may allow for more predictable RF circuits to be designed with first pass success; reduction in both magnitude and frequency dependence
- FIG. 1 illustrates an embodiment of a wireless device 100 in accordance with one or more aspects of the present disclosure.
- Applications of the present disclosure are not limited to wireless devices and can be applied to any type of electronic device including RF front-end circuitry.
- the application of a high-resistivity substrate within the context of a SiGe BiCMOS process may enable various types of circuits to be realized that will benefit from the reduction of device-substrate capacitance (e.g., cable line drivers, laser drivers, etc.) and reduced second-order modulation effects such as harmonics.
- the wireless device 100 can include an RF module 120.
- the RF module 120 includes multiple signal-processing components.
- the RF module 120 may include discrete components for amplification and/or filtering of signals in compliance with one or more wireless data transmission standards, such as GSM, WCDMA, LTE, EDGE, WiFi, etc.
- the RF module 120 may include transceiver circuitry, in certain embodiments, the RF module 120 comprises a plurality of transceiver circuits, such as to accommodate operation with respect to signals conforming to one or more different wireless data communication standards. Transceiver circuitry may serve as a signal source that determines or sets a mode of operation of one or more components of the RF module 120. Alternatively, or in addition, a baseband circuit 150, or one or more other components that are capable of providing one or more signals to the RF module 120 may serve as a signal source provided to the RF module 120. In certain embodiments, the RF module 120 can include a digital to analog converter (DAC), a user interface processor, and/or an analog to digital converter (ADC), among possibly other things.
- DAC digital to analog converter
- ADC analog to digital converter
- the RF module 120 is electrically coupled to the baseband circuit 150, which processes radio functions associated with signals received and/or transmitted by one or more antennas (e.g., 95, 195). Such functions may include, for example, signal modulation, encoding, radio frequency shifting, or other function.
- the baseband circuit 150 may operate in conjunction with a realtime operating system in order to accommodate timing dependent functionality.
- the baseband circuit 150 includes, or is connected to, a central processor.
- the baseband circuit 150 and central processor may be combined (e.g., part of a single integrated circuit), or may be separate modules or devices.
- the baseband circuit 150 is connected, either directly or indirectly, to a memory module 140, which contains one or more volatile and/or non-volatile memory/data storage, devices or media.
- Examples of types of storage devices that may be included in the memory module 140 include Flash memory, such as NAND Flash, DDR SDRAM, Mobile DDR SRAM, or any other suitable type of memory, including magnetic media, such as a hard disk drive.
- the amount of storage included in memory module 140 may vary based on one or more conditions, factors, or design preferences. For example, memory module 140 may contain approximately 258 MB, or any other suitable amount, such as 1 GB or more.
- the amount of memory included in wireless device 100 may depend on factors such as, for example, cost, physical space allocation, processing speed, etc.
- the wireless device 100 includes a power management module 160.
- the power management module 180 includes, among possibly other things, a battery or other power source.
- power management module may include one or more lithium-ion batteries.
- the power management module 160 may include a controller module for management of power flow from the power source to one or more regions of the wireless device 100.
- the power management module 160 may be described herein as including a power source in addition to a power management controller, the terms "power source” and "power management,” as used herein, may refer to either power provision, power management, or both, or any other power-related device o functionality.
- the wireless device 100 may include one or more audio components 170.
- Example components may include one or more speakers, earpieces, headset jacks, and/or other audio components.
- the audio component module 170 may include audio compression and/or decompression circuitry (i.e., "codec").
- codec may be included for encoding signals for transmission, storage or encryption, or for decoding for playback or editing, among possibly other things.
- the wireless device 100 includes connectivity circuitry 130 comprising one or more devices for use in receipt and/or processing of data from one or more outside sources.
- the connectivity circuitry 130 may be connected to one or more antennas 195.
- connectivity circuitry 130 may include one or more power amplifier devices, each of which is connected to an antenna.
- Antenna 195 may be used for data communication in compliance with one or more communication protocols, such as WiFi (i.e., compliant with one or more of the IEEE 802.1 1 family of standards) or Bluetooth, for example. Multiple antennas and/or power amplifiers may be desirable to accommodate transmission/reception of signals compliant with different wireless communications protocols.
- the connectivity circuitry 130 may include a Global Positioning System (GPS) receiver.
- GPS Global Positioning System
- the connectivity circuitry 130 may include one or more other communication portals or devices.
- the wireless device 100 may include physical slots, or ports, for engaging with Universal Serial Bus (USB), Mini USB, Micro USB, Secure Digital (SD), miniSD, microSD, subscriber identification module (SIM), or other types of devices through a data- communication channel.
- USB Universal Serial Bus
- SD Secure Digital
- SIM subscriber identification module
- the wireless device 100 includes one or more additional components 180.
- additional components 180 may include a display, such as an LCD display.
- the display may be a touchscreen display.
- the wireless device 100 may include a display controller, which may be separate from, or integrated with, the baseband circuit 150 and/or a separate central processor.
- Other example components that may be included in the wireless device 100 may include one or more cameras (e.g., cameras having 2 MP, 3.2, MP, 5 MP, or other resolution), compasses, acceierometers, or other functional devices.
- baseband circuit 150 can be at least partially combined with the RF module 120.
- the RF module 120 can be split into separate receiver and transmitter portions.
- Figure 2 provides an embodiment of an RF module such as the RF module illustrated above with respect to Figure 1.
- the RF module 220 includes a switch 202 which is connected to an antenna 295.
- the antenna 295 may receive and/or transmit wireless signals between the RF module 220 and an external source.
- the switch 202 is configured to select a path of propagation for a wireless signal through the switch 202.
- a first configuration of the switch 202 connects a path between the antenna and a receiver portion of the RF module 220.
- the receiver portion of the RF module may include, for example, a band-pass filter (BPF) 209, which is a device that passes frequencies within a certain range, or band, and rejects or attenuates frequencies outside that range.
- BPF 209 may be configured to filter out unwanted spectrum of RF signal corresponding to a desired channel of operation.
- the receiver portion of the RF module includes dual-band functionality, wherein the receiver signal is divided into multiple receiver paths (not shown) corresponding to different channels of operation.
- the received signal is provided from the bandpass filter to a low noise amplifier (LNA) 206, which serves to amplify the received signal.
- the LNA 208 which is an electronic amplifier used to amplify possibly very weak signals may be desirable in order to amplify signals captured by the antenna 295, which may be relatively weak.
- the LNA is depicted as being disposed at a point in the receiver path following the BPF 204, the LNA 206 may be disposed at any suitable position in the receiver path.
- the LNA 206 may be disposed following the BPF 204 in order to avoid amplification of ouf-of ⁇ band signals, in certain embodiments, the LNA 206 is disposed relatively close to the antenna 295 in order to reduce losses in the feediine that may otherwise reduce receiver sensitivity.
- the signal may be provided from the LNA 206 to a mixer 208, and further to an analog to digital converte (ADC) 210.
- the mixer 208 is a nonlinear electrical circuit that converts the received RF signal to an intermediate frequency for processing by a baseband module.
- the mixer 208 may be configured to create new frequencies from two signals applied to it, such as the received RF signal, and a signal from a phase-locked loop (PLL) module 226, such as a signal generated by a local oscillator that operates in connection with the PLL 226,
- PLL phase-locked loop
- the ADC 210 may be desirable for converting the received RF signal to a digital signal for baseband processing.
- the digital signal may be provided by the ADC to one or more components of the wireless device via a digital control interface 228
- a path is enabled between the antenna and a transceiver portion of the RF module 220.
- a signal may be provided to the RF module via the digital control interface 228, such as, from a baseband processor or other module.
- the signal may be provided to a digital to analog converter (DAC) 218, which serves to convert the received signal to an analog signal for transmission by the RF module.
- DAC digital to analog converter
- the converted analog signal may be passed to a mixer module 216 and further to a power amplifier module 214, which amplifies the signal to be transmitted.
- the power amplifier (PA) module 214 is described in further detail below with respect to Figures 3A and 3B.
- the power amplifier may be coupled to a detector which detects a signal power present in the power amplifier module.
- the signal to be transmitted may pass to a low pass filter (LPF) 212, which filters out noise and other undesired frequencies from the transmitted signal.
- LPF low pass filter
- the LPF 212 is disposed before the PA 214 in the transmitter path in order to avoid amplification of undesired signals.
- the signal is transmitted by the RF module 220 using the antenna 295.
- the RF module 220 may further comprise one or more control modules 222 for controlling the operation of the various elements of the RF module.
- the control module 222 may comprise control functionality, such as band-selection logic, switch control logic, and/or amplifier enablement logic.
- FIG 3 is a block diagram of an embodiment of a power amplifier (PA) module 314 that may be incorporated in the RF module 220 shown in Figure 2, in RF module 120 in Figure 1.
- the PA module 314 is illustrated as a multi-stage PA module. While the module 314 comprises two stages, power amplifier modules in accordance with one or more embodiments disclosed herein may comprise any suitable number of gain stages. Furthermore, different bands of the PA module 314 may comprise different numbers of gain stages.
- 2-stage low-band and high-band PAs are shown in Figure 3. Due to the commonality between high and low-band (such as 802.1 1 a- and 802.1 1 bg-band) PAs, the description herein may be focused on either high or iow-band PA design; however, it will be understood that one or more features of the present disclosure can be applied to either band, or other PA design.
- out-of-band rejection can be achieved in the input impedance matching network (331 A or 331 B ⁇ , and/or interstage matching networks (332A or 332B).
- the output matching network (333A or 333B) not only provides optimal matching impedance for in-band operation, but also provides the harmonic impedance termination that may be desired to produce optimal signal linearity.
- the power amplifier module 314 may comprise a plurality of signal band paths such as for two separate channels.
- the power amplifier module 314 may comprise any suitable number of amplifier stages.
- the power amplifier module, or one or more portions of the power amplifier module may contain one or more single stage and/or multi-stage power amplifiers.
- the power amplifier module 314 may include one or more impedance matching networks configured to match impedances between various circuit components.
- impedance matching circuits may be configured to match impedances between one or more transistor stages of the power amplifier.
- the power amplifier module comprises an impedance matching network 331 A, 331 B at an input portion of the power amplifier module in order to match impedances between the power amplifier module 314 and one or more circuit elements to which the power amplifier module is coupled, as well as an output impedance matching circuit 333A, 333B.
- the output impedance matching network 333A, 333B is configured to match the impedance of the power amplifie module 314 with impedance shown by an antenna coupled to the power amplifier module 314.
- the power amplifier module 314 comprises one or more NPN bipolar transistors amplifiers formed above a high- resistivity bulk silicon substrate. Such transistor structure and formation are discussed below with respect to Figures 5A-5B and 8.
- the power amplifier module can feature a high level of integration, wherein all matching networks, out-of-band rejection filters, voltage regulators, bias circuits, logic circuits, temperature compensation, power detectors, CMOS-compatible switches, and/or dipiex filters, in certain embodiments, the dual-band PA design can also feature excellent linearity that meets the requirements of the emerging dual-band 802.1 1 ac standards.
- FIG. 3B provides a schematic diagram of an individual power amplifier 10 that may be used in a power amplifier module such as that shown in Figure 3A.
- the power amplifier may receive an RF signal and provide the RF signal to one or more transistor stages.
- the power amplifier includes a bipolar junction transistor (BJT) 20, wherein the base of the transistor receives the RF signal to be amplified.
- BJT bipolar junction transistor
- the transistor 20 may be grounded at its emitter and the voltage level provided at the base of the transistor may control current passing between a collector portion and the emitter portion.
- the collector may provide an output signal which corresponds to an amplified version of the input RF signal provided to the power amplifier.
- Various other configurations of power amplifiers may be used in accordance with embodiments disclosed herein and may include power amplifiers comprising any suitable type or configuration of transistor or transistors.
- the PA 10 may be one amplifier of a multi-stage power amplifier module.
- the PA module 314 shown in Figure 3A can have 2 stages for a bg-band PA and 3 stages for an a ⁇ band PA, and can integrate matching circuitry, out of band rejection filters, power detectors, and bias controls in a compact sized (e.g., 1 .5 x 1.6 mm) chip.
- the bg-band PA can achieve approximately 28 dB gain with approximately 2% EVM at 18 dBm and approximately 3% at 19.5 dBm output power.
- the a-band PA may be configured to achieve approximately 32 dB gain with approximately 2% EVM at 18 dBm and approximately 3% EVM at 19 dBm output power.
- Such an embodiment would meet not only the regulatory out-of ⁇ band emission requirements, but also the linearity requirement of the emerging 256 QAM 802.1 1 ac standard.
- the error vector magnitude (EVM) of an 802.1 1 ac device is -32 dB at the highest data rate, which is 7 dB lower than those for 802.1 1g devices. Therefore, the linearity requirements for 802.1 1 ac power amplifiers are significantly increased compared to those for conventional 802.1 1 applications.
- the PA module 314 may include a power amplifier controller 332 for controlling one or more power amplifiers. Although not limited as such, controlling power amplifiers generally refers to setting, modifying, or adjusting the amount of power amplification provided by the power amplifier.
- the PA module 314 may be a single integrated component that includes the functionality of a power amplifier controller and one or more power amplifiers. In other implementations, the wireless device 100 may include separate power amplifier control circuitry and power amplifier(s).
- GaAs-based PA linearity can suffer in dynamic mode operation due to the poor thermal characteristics of the GaAs substrate.
- GaAs PA designs may need external circuits to improve dynamic mode linearity, in certain embodiments, more advanced bias circuitry can be implemented to resolve thermal differences between PA stages, which can result in reduced or no degradation in both linearity and gain under dynamic mode operation, while reducing the overall current requirements to operate with low EVM floors as required for 802.1 1 ac operation.
- various other technologies may be implemented to address issues associated with GaAs designs.
- a PA design can be based on silicon germanium (SiGe) BiCMOS technology, which may use, or leverage, a low impedance path to ground with through silicon vias. In certain embodiments, such a design can fit in an area of approximately 1.6 x 1.5 mm 2 .
- SiGe BiCMOS is a proven technology for bg-band PA design.
- a challenge of producing high power at high frequency with acceptable linearity is that efficiency trends inversely with frequency due to increasing substrate losses and parasitic loading from low-resistivity silicon substrates.
- FIG. 4 illustrates a block diagram of a front-end module (FEM) 400 in accordance with one or more embodiments disclosed herein.
- the FEM 400 may include at least a portion of the functional elements shown in Figure 2, and described above, in certain embodiments, the FEM 400 provides some or all of the circuitry positioned between an antenna and a first intermediate frequency stage of a wireless device.
- the FEM 400 may comprise some or all of the components in a receiver that process a signal at an original incoming radio frequency before it is converted to lower intermediate frequency.
- a front-end module in accordance with embodiments disclosed herein may comprise any suitable number or configuration of functional elements. Descriptions of front-end modules herein may, for convenience or otherwise, include one or more elements or modules that are unnecessary or otherwise undesirable in certain configurations. Furthermore, various descriptions herein may omit one or more functional devices or modules that may be desirable in a particular configuration. Therefore, it should be understood that descriptions of FEMs are not limiting as described herein with respect to the number and or configuration of elements shown and/or described.
- Figure 4 includes a switch 402, one or more filters 404, one or more amplifiers 406, control circuitry 422, impedance matching circuitry 431 , and/or one or more defectors or sensors 424.
- the switch may be any suitable switch, such as, for example, SP2T, SP3T, SP4T, or other type of switch.
- the FEM 400 may be configured to serve as a transceiver, that is, a module providing processing circuitry for one or more receiver and/or transmitter components of a wireless device.
- the filters 404 may be frequency selective filters, such as low-pass filters, high-pass filters, or band-pass filters, diplex filters, and may be used to isolate one or more frequencies for transmission or processing.
- the FEM 400 may further include one or more amplifiers 406, such as low noise amplifiers and/or power amplifiers.
- a receiver branch of the FEM 400 is associated with an LNA, while a transmitter branch of the FEM 400 is associated with a PA.
- the FEM 400 illustrated in Figure 4 is integrated such that the disclosed components are combined on a single die.
- all or substantially all of the components or functional elements of the FEM 400 may be disposed on a single substrate, such as a silicon-based substrate. Integration of the various components of the FEM 400 may provide certain benefits, such as increased simplicity of design, reduced cost of manufacture, reduced size or profile, and/or other benefits.
- various components of the FEM 400 are contained in multiple separate chips, or dies, as opposed to being fully integrated.
- IPD Integrated Passive Device
- Such embodiments may include three separate dies, a first incorporating one or more power amplifiers, a second incorporating an IPD, and a third incorporating a switch and/or LNA.
- Certain embodiments comprise ICs manufactured using silicon- on-insulator (SOI) technology.
- Silicon on insulator (SOI) technology refers to the use of a layered silicon-insuiator-silicon substrate in place of conventional silicon substrates in semiconductor manufacturing to provide device isolation and reduce parasitic device capacitance, thereby possibly improving circuit performance.
- SOI-based devices differ from conventional bulk silicon-built devices in that the silicon junction is formed above and surrounded by an electrical insulator, such as silicon dioxide.
- the base substrate is a high-resistivity (e.g., approximately 1 kOhm * cm) substrate.
- the base substrate may have a relatively thin oxide layer disposed above it, above which another layer of silicon is disposed.
- SOI-based technologies may provide one or more of the following benefits relative to bulk CMOS processing: SOI CMOS built on silicon dioxide, compared with CMOS built on a bulk Si substrate, may require less-complicated well structures; iatchup effects inherent in bulk CMOS circuits may be reduced or eliminated due to greater isolation of the n- and p-weli structures; junction capacitance associated with source and drain regions can be significantly reduced due to the relatively thin doped Si body or we!!; parasitic junction capacitance beneath the source and drain regions can be significantly reduced or eliminated with the insulating oxide layer, which improves power consumption at matched performance; improvement CMOS in radiation-damage toleration may be achieved due to the relatively small volume of Si available for electron-hole pair generation by radiation.
- an FEM may include an LNA and switch on a si!icon-on-insu!ator (SOi)-type die.
- SOI technology may be desirable in that an SOI die provides a relatively high-resistivity substrate, and therefore, passive devices may facilitate high Q and low loss characteristics.
- Bipolar devices which are well-suited for SOi-based manufacturing, are often used fo LNA construction based on current/noise performance of bipolar devices.
- SOI implementation may comprise increased substrate cost compared to bulk silicon technologies.
- such designs may not allow for adequate thermal dissipation characteristics.
- the components of FEM 400 are integrated on a single die using silicon-germanium (SiGe) technology.
- SiGe can be used for heterojunction bipolar transistors, among other things, and may provide particular benefits in mixed-signal circuit and analog circuit IC applications.
- SiGe is manufactured on silicon wafers using conventional silicon processing toolsets. SiGe processes may achieve costs similar to those of silicon CMOS manufacturing, and may be lower than those of certain other heterojunction technologies, such as gallium arsenide (GaAs).
- GaAs gallium arsenide
- Figure 5A illustrates a cross-sectional view of an embodiment of a bipolar transistor 520A formed on low-resistivity bulk silicon substrate.
- the transistor 520A may be formed using SiGe/Si technology, and may be an NPN, PNP, or other type of transistor.
- the low-resistivity nature of the silicon substrate, as discussed above, may make such a device unsuitable or undesirable for certain RF applications.
- Figure 5B illustrates a cross-sectional view of an embodiment of a bipolar transistor 520B formed on high-resistivity bulk silicon substrate.
- the transistor 520B may be formed using SIGe/Si technology, and may be an NPN, PNP, or other type of transistor. Use of SiGe/Si technology may allow for formation of transistors having faster operation than traditional Si transistors.
- the device of Figure 5B includes a layer of high-resistivity bulk substrate, such as silicon having resistivity characteristics greater than 50 Ohm * cm, In certain embodiments, the bulk substrate is a high-resistivity p-fype silicon.
- the high-resistivity layer may have resistivity of around 1000 Qhrr cm, for example.
- the transistor 520B includes an n+ type sub-collector region, which may comprise, for example, heavy Arsenic implant.
- the sub-collector, and/or other portions of the transistor 520B may comprise various types/materials, depending on the technology utilized.
- an epitaxial layer of low-resistivity substrate e.g., n-type epitaxial layer (“n- epi")
- n- epi n-type epitaxial layer
- Arsenic, or other material from the implanted sub-collector regions may out- diffuse and redeposit on the surface of the silicon substrate, forming the low- resistivity layer.
- the n- epi layer may have a resistivity of around 1-100 Ohm * cm and may be approximately ⁇ ⁇ in thickness.
- silicon dioxide on the surface of high resistivity silicon substrates may introduce fixed charges which attract free carriers and further decreases the bulk resistivity near the surface. Formation of such a layer at the surface may be undesirable, as its low-resistivity nature may result in unwanted parasitic current conduction leading to leakage, cross talk, high frequency losses, and susceptibility to external electric fields that induce non-linearity and harmonic distortion.
- the wafer may be treated with a substance that at least partially damages or alters the structure of the low-resistivity layer.
- Argon gas may be implanted in the wafer to at least partially destroy the silicon lattice in that region.
- Argon being a noble gas, is inert and therefore does not react chemically with the silicon, or other material. It may not be desirable to implant lattice destroying agent and in close proximity to an active device, or any device that relies on single-crystal substrate.
- the treatment of the wafer with lattice destroying agent is done selectively in regions at least a predetermined distance away from an active device, such as a bipolar transistor.
- the high-resistivity implant may be implanted at least one micromete distance from devices that would be adversely affected by the implant.
- the high-resistivity implant is implanted at least 10 ⁇ from an active device.
- the high-resistivity implant is implanted 5-10 ⁇ from an active device.
- the wafer may be treated with a layer of polysiiicon or amorphous silicon prior to oxide application (i.e., a "trap-rich" layer), which is configured to lock the free carriers up, thereby inhibiting mobility at operating frequencies.
- a layer of polysiiicon or amorphous silicon prior to oxide application i.e., a "trap-rich” layer
- Such a method may be suitable for SOI applications, and may be capable of withstanding high temperature conditions needed for CMOS processing.
- any other suitable o desirable mechanism fo restoring high-resistivity characteristics of the wafer may advantageously be utilized in connection with embodiments disclosed herein.
- one or more trenches as shown, may be etched into the wafer, ihereby impeding the movement of carriers in the substrate across the trench(es).
- the semiconductor wafer may include a high-resistivity bulk silicon substrate (e.g., the high resistivity bulk silicon substrate of Figure 5B) of a first impurity type having a top surface that lies in a top plane.
- the semiconductor wafer may include a transistor sub-collector region of a second impurity type disposed at least partially below the top plane and a low-resistivity epitaxial layer of the second impurity type disposed adjacent to the top surface and lying in a plane parallel to the top plane.
- the low-resistivity epitaxial layer may be formed at least partially by outdiffusion of impurities from the sub-collector region, in addition, the semiconductor wafer can include a low-resistivity well of the first impurity type disposed adjacent to the top surface and extending below the top plane, the low-resistivity well positioned a distance away from the transistor sub- collector region. This distance may be between 5 ⁇ and 10 ⁇ .
- the low-resistivity well substantially surrounds the transistor sub-collector region.
- the first impurity type may be a p-type and the second impurity type may be an n-type.
- the first impurity type may be an n-type and the second impurity type may be a p-type.
- a region positioned between the low-resistivity well and the transistor sub- collector region has resistivity characteristics higher than both the low-resistivity well and the sub-collector region.
- the semiconductor wafer may include a trench disposed between the sub-collector region and the low-resistivity well and extending below the top plane. This trench can be formed by etching away a portion of the high-resistivity bulk silicon substrate.
- the sub-collector region may be a component of a SiGe bipolar transistor disposed above the high-resistivity bulk silicon substrate.
- the low-resistivity well may include an Arsenic implant or a Boron implant.
- the semiconductor wafer may include a high- resistivity treatment disposed adjacent to the top surface of the high-resistivity bulk silicon substrate. The high-resistivity treatment may be positioned a distance away from the transistor sub-collector region that is greater than the distance that the iow-resistivity well is positioned away from the transistor sub- collector region.
- the high-resistivity treatment can include a crystal-lattice-destroying implant, an Argon implant, a layer of amorphous silicon, and/or a poiysilicon layer.
- the semiconductor wafer may include a high-resistivity bulk silicon substrate of a first impurity type having a top surface that lies in a top plane. Further, the semiconductor wafer may include a doped drain region and a doped source region. Each of the doped drain region and the doped source region may be of a second impurity type and may extend below the top plane. In some cases, the doped drain and source regions are components of a FET transistor disposed above the high-resistivity bulk substrate. Moreover, the semiconductor may include a low-resistivity epitaxial layer of the second impurity type disposed adjacent to the top surface and lying in a plane parallel to the top plane.
- the semiconductor may include a low-resistivity well of the first impurity type disposed adjacent to the top surface and extending below the top plane.
- the low-resistivity well may be positioned at least a distance away from both the doped drain and source regions.
- the low-resistivity well may include an Arsenic implant or a Boron implant.
- the semiconductor wafer may include a trench disposed between the doped drain o source region and the low-resistivity well. This trench may be formed by etching away a portion of the high-resistivity bulk silicon substrate.
- the semiconductor wafer may include a high-resistivity treatment disposed adjacent to the top surface of the high-resistivity bulk silicon substrate.
- This high-resistivity treatment may be positioned a distance away from the doped drain region and doped source region that is greater than the distance that the low-resistivity well is positioned away from the doped drain and source regions.
- the high-resistivity treatment may include a crystal-iattice-destroying implant, an Argon implant, a layer of amorphous silicon, and/or a poiysilicon layer.
- high-resistivity substrate may be conducive to desirable bipolar transistor construction, it may be desirable for certain devices, such as CMOS, to be associated with low-resistivity substrate. Therefore, in certain embodiments, one or more devices, such as CMOS FET devices and/or SiGe bipolar HBT devices, are grown on a bulk silicon substrate. Due to undesirable effects of high-resistivity substrate on certain devices, low-resistivity substrate (e.g., p-type implant ("p well”)) may be implanted beneath, or adjacent to, such devices. Therefore, the transistor 520 may benefit from low resistivity p ⁇ wei! diffusion and contact to the substrate, as well as a surrounding high- resistivity region (discussed in greater detail below).
- p well p-type implant
- the p well may comprise a band that at least partially surrounds the collector of the transistor 520B, or may be a local diffusion area close to the collector.
- transistors and substrates are described herein in the context of NPN, NFET, or other impurity-type devices, it should be understood that any of the embodiments disclosed herein may comprise n-type or p-type collector, well, and bulk substrates.
- As a p-wei! band there may be one or more certain critical distances from the n-weli that minimizes or substantially reduces NPN collector-junction capacitance and harmonic generation.
- the collector n-we!i would not be adequately isolated from the n-epi layer that is grown on top of the high resistivity substrate unless the isolation is achieved by rendering the n-epi layer to high resistivity by some implant or counte doping or deep trench.
- a pocket of charge may collect in a region between the trench and p well shown in Figure 5B. Therefore, it may be desirable for the trench to be disposed immediately adjacent to the p well in order to avoid such charge collection, in certain embodiments, a high-resistivity device such as that shown in Figure 5B does not comprise a trench between the sub- collector region and p well.
- the p well may serve to set up or limit the width of a depletion region, thereby increasing capacitance at the n well / p well junction.
- the embodiment depicted in Figure 5B includes a high-resistivity implant region disposed adjacent to the p well.
- the p well may be disposed between the transistor 520B and one o more passive o active devices disposed on the substrate. Therefore, the p well may provide at least partial electrical isolation between the transistor 520B and such devices.
- a semiconductor die may include a silicon substrate having a high-resistivity portion. Further, the semiconductor die may include a bipolar transistor (e.g., the bipolar transistor 520B) disposed on the silicon substrate above the high-resistivity portion.
- the bipolar transistor may feature a silicon or silicon-germanium alloy base and may be a component of a power amplifier. Alternatively, or in addition, the bipolar transistor may be a component of a circuit used for conditioning or creating electronic signals.
- the silicon substrate includes a low-resistivity epitaxial layer (e.g., n- EPI).
- This low-resistivity epitaxial layer may be formed adjacent to a first portion of a top surface of the substrate at least partially above the high-resistivity portion.
- the low-resistivity epitaxial layer includes material from an implanted sub-collector region of the transistor that has out-diffused during processing of the bipolar transistor.
- at least a second portion of the top surface of the silicon substrate includes a high-resistivity crystal-lattice-destroying implant. This second portion of the top surface of the silicon substrate may be greater than 1 ⁇ from the bipolar transistor.
- the semiconductor die may include a passive device disposed above the high-resistivity crystal-lattice-destroying implant.
- the silicon substrate of the semiconductor die may include a low-resistivity well at least partially surrounding the bipolar transistor.
- the semiconductor die may include an active device disposed on the silicon substrate above the high-resistivity portion, in some cases, at least a portion of the low-resistivity well may be disposed between the bipolar transistor and the active device, thereby at least partially electrically isolating the active device from the bipolar transistor.
- the semiconductor die may include an active device and a passive device disposed on the silicon substrate.
- the low-resistivity well is disposed at least partially between the bipolar transistor device and both the active device and the passive device.
- the semiconductor die in some cases, includes a passive device disposed above a counter-doped high-resistivity region.
- the high resistivity portion of the silicon substrate may have a resistivity value greater than 500 Ohm * cm.
- the high resistivity portion of the silicon substrate has a resistivit of approximately 1 kOhm * cm.
- FIG. 5C illustrates an overhead view of a substrate with a plurality of electronic devices disposed thereon.
- low- resistivity p-type implant 551A may be disposed beneath a digital IC or collection of devices 555 to reduce interference.
- some devices such as SiGe bipolar devices, do not have low-resistivity implant disposed around them.
- one or more triple-well isolated NMOS devices for RF switches and/or one or more bipolar SiGe transistors for power amplifiers do not receive low-resistivity implant beneath, but may receive low- resistivity implant 551 B disposed around a perimeter of the device. Therefore, a single wafer, or die, can incorporate both high and low-resistivity substrate regions, integration of FEM components may allow for the elimination of wire bonds, which may contribute to improved performance and/or reduced size of the device.
- a first portion of the substrate 500A includes a digital IC 555.
- the IC 555 may be associated with any non-RF device, such as a controller, digital I/O, ADC, DAC, etc.
- the device 555 is disposed above a low-resistivity implant 551A. Whereas the low-resistivity implant 551A is disposed adjacent to the device 555, substrate surrounding, or beneath the low-resistivity implant 551 may have high-resistivity characteristics, as described above. It may be desirable to form the device 555 on such a low- resistivity region in order to achieve certain beneficial characteristics that a low- resistivity substrate may provide with respect to various types of devices.
- the low-resistivity implant may provide for effective contact between the device and the substrate and help draw out free carriers that may be injected into the substrate as a result of operation of the device.
- Low-resistivity implant 551 A may extend a distance di beyond the footprint of the device 555.
- Low-resistivity implant disposed too closely to an active device may lead to various issues, such as undesirable capacitive coupling between the device and the low-resistivity region.
- a junction capacitance may be formed between an n-type layer of the device and a p-type low-resistivity implant.
- Such issues may at least partially defeat the purpose of utilizing high-resistivity substrate to begin with. Therefore, in certain embodiments, an RF device 558 is disposed above and immediately adjacent to high-resistivity substrate 501 B.
- a low-resistivity implant 551 B may be implanted in the vicinity of, though not too close to, the device 556. in certain embodiments, in order to avoid undesirable coupling or other results, the low-resistivity implant 551 does not encroach within a predetermined distance of the device, or within a predetermined distance of a buried layer of the device. With respect to various regions of the device 556, the distance between the device and the low-resistivity layer 551 B may be greater than approximately one micrometer. Certain embodiments disclosed herein may provide for at least partially optimized placement of low-resistivity implant.
- low- resistivity implant 551 B is disposed at a distance far enough from the device 556 to avoid substantial coupling (e.g., 1 ⁇ away), but close enough to make efficient use of space (e.g., within 10-15 ⁇ of the device).
- Figure 5C shows the low-resistivity layer 551 B in the form of an elliptical region surrounding at least a portion of the device 556.
- the region 551 B may be of any suitable or desirable shape or size, such as a rectangular region about a rectangular device, as in the embodiment shown in Figure 5D.
- the low-resistivity region 551 B may have a particular width d 2 with respect to a radial axis of the device 556.
- Figure 5D illustrates an overhead view of an RF device disposed on a substrate.
- the RF device 557 may be, for example, an NPN transistor, such as that shown in Figure 5B.
- an RF device 557 is surrounded by a low-resistivity region, or well, such as a p type low-resistivity substrate ("p well").
- the low-resistivity region (“HR") may comprise a deep well.
- the low-resistivity region may be utilized in order to limit depletion into the adjacent high-resistivity implant region do to the presence of positive voltage potential between a sub-collector of the RF device 557 and the underiying bulk substrate.
- the low-resistivity region is disposed at least a distance d lR from the RF device 557.
- d L R may be optimized to reduce junction capacitance of various PN junctions. As the capacitance of PN junctions is voltage dependent, it may be important that the distance d LR be configured such that parasitic capacitance is reduced or minimized.
- the space between the RF device and the low-resistivity region may be inhabited at an upper surface of the substrate by a low-resistivity epitaxial layer, as described above in connection with Figure 5B.
- one or more trenches are formed between the RF device and the low-resistivity implant.
- two trenches may surround the RF device 557.
- Such trenches may be formed in some manner, and may be useful in reducing the junction capacitance and limiting width of depletion region from the device 557.
- a trench in accordance embodiments disclosed herein may be of any suitable or desirable depth.
- a trench may be a deep trench, extending to or below a depth of a sub-collector of the device 557.
- a lattice-destroying implant or other structure altering process, in order to destroy an upper low-resistivity layer, such as n-epitaxia! or free carrier region formed at or near the substrate surface, thereby restoring high-resistivity characteristics to the region (identified as "HR" in Figure 5D).
- the HR region may be selectively implanted in various regions in order to improve operation of RF and non-RF devices.
- Passive elements such as resistors, capacitors, inductors, and transmission lines, may be disposed directly above high-resistivity regions. Although such high-resistivity regions, as described above, comprise substrate in which an upper layer of the crystal lattice has been destroyed, such passive components do not require such upper lattice, and may experience improved high frequency performance in the presence of the high-resistivity region.
- a RF module or device may include a packaging substrate configured to receive a plurality of components. Further, the RF module may include a die mounted on the packaging substrate. The die may have a high-resistivity substrate portion, a power amplifier including an SIGe bipolar transistor disposed above the high- resistivity substrate portion, and one or more passive devices. Alternatively, the die may have a high-resistivity substrate portion, a switch including a FET transistor disposed above the high-resistivity substrate portion, and one or more passive devices. In addition, the RF module may include a pluraiity of connectors configured to provide electrical connections between the die and the packaging substrate.
- Figure 5E illustrates a cross section of a transmission line disposed above a high-resistivity region of a substrate.
- the high-resistivity region may be formed, for example, by treating a top layer of the silicon substrate with a lattice-destroying agent, such as Argon or another noble gas.
- the high-resistivity region may help to isolate the transmission line 593 from surrounding devices, reduce high frequency losses, and suppress the amplitude of generated harmonic signals from the otherwise underlying free carriers that are attracted to the surface from fixed charges present in the silicon dioxide dielectric layer.
- Passive devices such as transmission line 593 may be present on a single bulk silicon high-resistivity substrate with active RF devices, such as power amplifier bipolar transistors, wherein the high-resistivity region, or implant, is disposed in proximity to, but does not encroach upon, or impede performance of, the transistor, as shown in Figure 5C.
- Figure 5F illustrates a cross-sectional view of an embodiment of a FET transistor 502C formed on low-resistivity bulk silicon substrate.
- the transistor 502F may be formed using SiGe/Si technology, and may be a triple- well NFET, or other type of transistor.
- the low-resistivity nature of the silicon substrate, as discussed above, may make such a device unsuitable or undesirable for certain RF applications.
- Figure 5G illustrates a cross-sectional view of an embodiment of a FET transistor 502G formed on high-resistivity bulk silicon substrate.
- the transistor 502G may be formed using SiGe/Si technology, and may be a triple- well FET, or other type of transistor.
- the transistor 502G may be disposed adjacent to, or surrounded by, a low-resistivity region, or well, such as a p-type well ("p well").
- the p well may be a deep well, and may assist in limiting depletion regions associated with n-type junctions of the transistor 502G.
- a high-resistivity region such as a region formed by ion implantation of Argon on a top surface of the substrate to at least partially destroy low-resistivity epitaxial region or accumulation of free charges formed at or near the top surface of the high-resistivity bulk substrate.
- the transistor 502G may achieve substantial electrical isolation from neighboring devices.
- the substrate may have disposed thereon one or more other passive or active devices, wherein the p well is disposed at least partially between the transistor 502G and such devices.
- Such devices may have higher performance as a result of being disposed directly above the high resistivity region, wherein the high-resistivity region has been rendered high resistivity by high-resistivity implant or counter doping or utilization of one or more deep trenches.
- the transistor device 502G may be part of an RF switch circuit, or may form part of a mixer circuit or low noise amplifier circuit, or other circuit module.
- a semiconductor die may include a silicon substrate having a high-resistivity portion and a FET transistor (e.g., the transistor 502G) disposed on the substrate above the high-resistivity portion.
- This FET transistor may be a triple-well NMOS device. Further, the FET transistor may be a component of an RF switch or a mixer circuit.
- the silicon substrate has a low-resistivity epitaxial layer formed adjacent to a first portion of a top surface of the substrate above at least a portion of the high-resistivity portion.
- the low-resistivity epitaxial layer may include dopants from an implanted sub-collector region of the FET transistor that has out-diffused during processing of the FET transistor. Further, in some cases, at least a second portion of the top surface of the silicon substrate includes a high-resistivity crystai-lattice-destroying implant. The second portion of the top surface of the substrate may be 5 ⁇ to 15,um away from the FET transistor.
- the semiconductor device may also include a passive device disposed above the high-resistivity crystai-lattice-destroying implant. Further, at least a second portion of the top surface of the silicon substrate can include a counter-doped high-resistivity region.
- the silicon substrate may include a low-resistivity well at least partially surrounding the FET transistor.
- the semiconductor die may include an active device disposed on the silicon substrate above the high-resistivity portion. At least a portion of the low-resistivity well may be disposed between the FET transistor and the active device thereby at least partially electrically isolating the active device from the FET transistor.
- the semiconductor die may include an active device and a passive device disposed on the silicon substrate.
- the low-resistivity well may be disposed at least partially between the FET transistor device and both the active device and the passive device. In some cases, the low resistivity well substantially surrounds the FET transistor device.
- the semiconductor device includes a passive device disposed above a counter-doped high-resistivity region.
- the high resistivity portion of the silicon substrate may have a resistivity value greater than 500 Ohm * cm.
- the high resistivity portion of the silicon substrate has a resistivity of approximately 1 kOhm * cm or greater.
- the semiconductor die may include a silicon substrate having a high-resistivity portion and an active RF device disposed on the substrate above the high-resistivity portion.
- the semiconductor die may include a low-resistivity well at least partially surrounding the active RF device.
- the low-resistivity well may be disposed a first distance away from the active RF device. This distance may depend on the specific application and design. For example, the distance may be between 5um and ⁇ ⁇ , between 10 ⁇ and 15 ⁇ , o greater than 15 ⁇ . In some cases, the first distance is large enough to substantially eliminate parasitic coupling between the active RF device and the low-resistivity well.
- the !ow-resistivity well can include a low-resistivity diffusion and contact to the silicon substrate.
- the low-resistivity well can include a p-type diffusion.
- the low-resistivity well may include an Arsenic implant or a Boron implant.
- the active RF device may include a number of different devices.
- the active RF device may be a SiGe bipolar transistor, a triple-well N OS device, or a pFET device.
- the semiconductor device may include a number of additional layers.
- the semiconductor device may include a low-resistivity epitaxial layer, a layer of high resistivity amorphous silicon with relatively high resistance and poor free- carrier conduction properties, and/or a layer of high-resistivity poiysi!icon.
- the semiconductor device may include a lattice destroying implant disposed a second distance from the device.
- This lattice- destroying implant may include Argon.
- the second distance may be greater than the first distance. Sn some cases, the second distance may be between 1 ⁇ and 5 ⁇ , between 5 ⁇ and 10 ⁇ , or greater than 10 ⁇ .
- the lattice destroying implant is disposed immediately adjacent to at least a portion of the low-resistivity well.
- the semiconductor die may include one or more trenches disposed between the active RF device and the low-resistivity region. in some cases, the semiconductor die may include two trenches, such as with the transistor 502G.
- the RF devices formed on high-resistivity bulk substrate may be formed using traditional silicon technologies, or may be formed using SiGe/Si BiCMOS technology.
- SiGe BiCMOS technology is relatively easy integration of RF core and analog circuits.
- RF core components may be based on SiGe transistors and analog components, such as bias circuits, power amplifiers, low noise amplifiers, RF switches, and power detectors.
- SiGe can be particularly suitable for mixed-signal circuits.
- Heterojunction bipolar transistors have higher forward gain and lower reverse gain than traditional homojunction bipolar transistors. This translates into better low-current and high-frequency performance. Being a heterojunction technology with an adjustable band gap, SiGe may provide more flexible band gap tuning than silicon-only technology.
- Power amplifiers may have improved thermal characteristics in SIGe-based applications when compared to SOI-based applications.
- SOI-based applications the insulator that exists between the silicon and the active device may have low thermal conductivity, at least partially preventing dissipation of heat generated by the PA device.
- a SiGe-based transistor may be built on the semi-insulating substrate, allowing heat to be removed via the substrate, as in other silicon-based applications.
- SiGe applications may provide improved linearity.
- SiGe applications may be built on high-resistivity bulk silicon substrate having n-type diffusions. Higher resistivity may improve the transistor- level performance, and allow for integration of, for example, high-Q passive components, filters, switches, and amplifiers on a single chip. Performance of passive components associated with an FEM built on high-resistivity substrate may depend largely on the type of back-end metals used in connection with the substrate.
- the Cjs series resistive component associated with the bulk substrate may be increased by up to 10-100 times or more compared to that obtained with low resistivity substrate. As a resuit, power loss may be substantially reduced.
- Low parasitic contribution from the bulk substrate may provide, among other things, improved RF isolation between neighboring circuits and/or neighboring devices, and lower losses due to the underlying low- loss silicon region. Low parasitic contribution from the bulk will further alleviate the otherwise constrained impedance tuning necessary to optimally match power amplifier stages harmonic frequencies for linear or saturated power amplifier applications.
- depletion widths associated with active components disposed on n-type diffusions tend to be larger than in low-resistivity substrates.
- Such increase in depletion width may be significant, such as by one or more orders of magnitude.
- Large depletion widths may pose certain problems, such as allowing RF or DC signals to Interfere to neighboring devices, or possibly to the back of the wafer.
- FIG. 6 is a flow chart for a process 600 for implementing a high-resistivity layer or substrate adjacent to SiGe BiCMOS technology elements and integrating FEM components into a single die.
- the process is carried out in a manner that minimizes the losses of RF signals associated with dual-band signals within circuits, signal dispersion, and parasitic junction capacitances of active technology elements.
- the process involves providing at least a portion of a high-resistivity bulk silicon substrate at block 610, which may be grown, for example, using a silicon seed.
- the high-resistivity substrate When growing the high-resistivity substrate, it may be desirable to do so in such a manner as to maintain a resistivity that has relatively tight control, which may depend largely on the amount of oxygen precipitate (Oi) present in the substrate. That is, it may be desirable to grow a substrate whose resistivity and intrinsic carrier type (p versus n) is not prone to substantial alteration during subsequent processing.
- excess oxygen precipitate in the bulk substrate can cause type-conversion of the substrate during manufacturing of the SiGe and CMOS processes, such as from p-fype to n-type. Type conversion can lead to substantial increase in depletion widths, causing interference cross-talk or punch-through between devices.
- the process 800 may further include implanting, at block 820, !ow-resistivity implant in certain regions of the wafer.
- such low-resistivity implant may be configured such that various RF devices may be at least partially surrounded by the implant, and/or various non-RF devices may be formed on the implant.
- the low-resistivity implant may allow for effective contact between one o more devices and the underlying substrate by limiting depletion width.
- one or more active devices are formed on the substrate. Examples of such devices may include transistors of various types.
- One or more passive devices may be formed on the substrate at block 650. Passive devices may be advantageously formed above regions of the substrate where the surface has been treated to return the substrate to high-resistivity at or near its surface.
- the process 800 allows for integration of RF devices, such as power amplifiers, on high-resistivity silicon substrate.
- the process 600 may include a step 840 that involves destroying at least a portion of the low-resistivity epitaxial layer in selected regions to restore high-resistivity characteristics of the substrate in those regions.
- This step is illustrated at block 640, and may be performed by treating the surface of the substrate with Argon gas, thereby at least partially destroying the crystal lattice in that region.
- a semiconductor die may be fabricated by a method of providing at least a portion of a high-resistivity bulk silicon substrate (e.g., the process associated with the block 810 of FIG. 8) and forming one or more bipolar transistors on the high-resistivity bulk silicon substrate (e.g., the process associated with the block 630 of FIG. 6). Further, the method may include implanting a low-resistivity substrate on a top surface of the high- resistivity bulk silicon substrate and disposing one or more digital circuit devices on the low-resistivity substrate.
- a semiconductor die may be fabricated by a method of providing at ieast a portion of a high-resistivity bulk silicon substrate and forming one or more FET transistors on the high-resistivity bulk silicon substrate. Further, the method may include implanting a iow-resistivity substrate on a top surface of the high-resistivity bulk silicon substrate and disposing one or more digital circuit devices on the low-resistivity substrate.
- Another method of fabricating a semiconductor die may include providing at Ieast a portion of a high-resistivity bulk silicon substrate and forming one or more active RF devices above the high-resistivity bulk silicon substrate.
- the method may include implanting a iow-resistivity well on a top surface of the high-resistivity bulk silicon substrate a first distance away from the one or more active RF devices.
- the method may include implanting a high- resistivity implant a second distance away from the one or more active RF devices. This second distance may be greater than ⁇ ⁇ . Further, the second distance ma be between Sum and 15 , um. In some cases, the second distance is greater than the first distance.
- FIGs 7A-7B illustrate example layouts of embodiments of front-end modules that may incorporate one or more of the features disclosed herein.
- FE s may be designed according to any suitable configuration, based on, for example, application specifications or requirements.
- the depicted FEMs may comprise one or more elements or devices that are not shown in the diagrams.
- the FEMs shown in Figures 7A-7C may be integrated, as described above.
- FIG. 7A illustrates a schematic diagram of an embodiment of an FEM 700A such as a FEM configured for VVLAN operation.
- the FEM 700A shown in figure 7A is a single band front-end module.
- the FEM 700A may be configured to operate at or around 2.4 GHz (g-band).
- the FEM 704 connects to an antenna port 795A via a switch 7Q2A.
- the line connecting the switch 702A to the antenna port may include one or more passive devices, such as the capacitor C1 .
- the FEM 700A includes a transmitter path and a receiver path.
- the transmitter path includes a power amplifier 714A, which may be connected to a detector input, as shown.
- the FEM 700A further includes a low noise amplifier 708A as part of a receiver portion of the FEM.
- the receiver portion includes a bypass branch having a switch 707A, which is controlled by a control input. When the switch is engaged, signal provided from the antenna may bypass the low noise amplifier 708A.
- the switch 707A may advantageously be integrated with passive and/or other devices included in the FEM 700A.
- the front-end module 700B shown in figure 7B is also a single band front FEM.
- the front-end module may be configured for operation at about the 5 GHz frequency range (a-band).
- the Figures 7A and 7B may differ in that Figure 7A shows a three-position switch (SP3), whereas the front-end module of figure 5B includes a two-position switch (SP2) 702B.
- Figures 7A and 7B may correspond to g-band and a-band operation, respectively.
- FEMs in accordance with certain aspects of the present disclosure may include one or more switches (702A, 702B) for switching between transmitting and receiving modes, different bands of operation, or other uses.
- switches 702A, 702B
- one or more dipiexer filters are included in an FEM in addition to, or in place of, one or more switches. Integration of FEMs as described herein may advantageously allow for integration of such dipiexers with other front-end IC components.
- certain embodiments provide dual-band transceiver functionality using a combination of dipiexer filters and switches to alternate between low-band/high- band, and receiver/transmitter mode.
- a FEM may comprise dual band architecture.
- Figure 8 illustrates an embodiment of a dual-band FEM comprising g-band and a-band operational circuitry.
- the FEM 800 includes two separate switches, one for each of the two bands.
- the FEM 800 includes a single switch for both bands, such as a four or five-position switch.
- the FEM 850 shown further includes two antennas (895, 898), each antenna being associated with a separate band of operation.
- the front-end module is configured to operate in a 2.4 GHz g-band, as well as to 5 GHz a-band.
- Each band includes both a receiver and a transmitter portion.
- the receiver and/or transmitter portions may include one or more amplifiers, as discussed above.
- amplifiers may be single stage or multistage amplifiers.
- the power amplifiers (814A and 814B) shown are three stage amplifiers.
- the FEM 800 may include one or more filters (not shown). In certain embodiments, some or all of the components of FEM 800 are integrated in a single die using SiGe BiCMOS technology, as described herein.
- FIG. 9 provides a schematic diagram of an integrated front- end module 900 in accordance with one or more embodiments disclosed herein.
- the FEM 900 is a dual band module configured for operation in both the 2.4 GHz band (g-band) and the 5 GHz band (a-band).
- g-band the 2.4 GHz band
- a-band the 5 GHz band
- FIG. 9 provides a schematic diagram of an integrated front- end module 900 in accordance with one or more embodiments disclosed herein.
- the FEM 900 is a dual band module configured for operation in both the 2.4 GHz band (g-band) and the 5 GHz band (a-band).
- g-band the 2.4 GHz band
- a-band 5 GHz band
- the FEM 900 includes an antenna port 995 that is coupled to a switch having four positions. Two of the positions of the antenna correspond to receiver paths of the front-end module, one for the 2.4 GHz band, and another for the 5 GHz band. The remaining two positions of the switch correspond to transmitter paths of the FEM 900, one for each of the relevant bands, similarly to the receiver portion.
- the FEM 900 comprises a two-stage power amplifier 914A in connection with the g-band mode of operation and a three stage amplifier 914B in connection with the a ⁇ band mode of operation. Each band of the transmitter portion may include one or more matched filters for matching impedance between the power amplifiers and, for example, the antenna, or other components of a wireless device.
- the FEM 900 further includes a control logic module 922 for controlling one or more elements of the front-end module, such as the switch 902.
- the FEM 900 includes a detector module 924 for detecting a signal on one or more lines of the transmitter portion to provide data for use in output power regulation.
- the FEM 900 may include one or more couplers (925A, 925B), such as directional couplers, or other types of couplers.
- the couplers 925A, 925B enable power coupling between the transmitter portion and the detector module 924.
- power detection can be realized at an inter-stage matching circuit between a driver and output stage. Power detection at an intermediate stage may be generally proportional to the actual output power.
- coupling to the transmitter portion at a position othe than the output of the amplifier may advantageously provide at least partial isolation from antenna mismatch, such that power-reading stability is improved.
- an integrated front-end module e.g., the FE 900 ⁇ may include a silicon substrate having a high-resistivity portion and a bipolar transistor featuring a silicon or silicon-germanium alloy base disposed on the silicon substrate above the high-resistivity portion.
- the high-resistivity portion may have a resistivity value greater than 500 Ohm * cm. In some cases, the resistivity may be approximately 1 kOhrr cm.
- the integrated front- end module can include a switch, which may be an SP4T or an SP5T switch.
- the bipolar transistor may be part of a power amplifier module.
- the power amplifier module may include a first power amplifier device configured to amplify RF signals in a first frequency band and a second power amplifier device configured to amplify RF signals in a second frequency band separate from the first frequency band.
- the first frequency band may include 2.4 GHz and the second frequency band may include 5 GHz.
- the first power amplifier device may be configured to amplify RF signals in accordance with IEEE 802.1 1 b/g specifications and the second power amplifier device may be configured to amplify RF signals in accordance with IEEE 802.1 1 a/ac specifications.
- the power amplifier module includes a multi-stage power amplifier. With respect to some implementations, the first power amplifier device is a two-stage power amplifier and the second power amplifier device is a three-stage power amplifier.
- the front-end module includes a power detector module at least partially coupled to the power amplifier module.
- the front-end module may include at least one passive device disposed above the silicon substrate. Moreover, the front-end module may include a low-noise amplifier module. The low-noise amplifier module may include a low-noise amplifier bypass switch in some implementations.
- a semiconductor die may include a silicon substrate including a high-resistivity portion and being configured to receive a plurality of components. Further, the semiconductor die may include RF front-end circuitry disposed on the silicon substrate. This RF front-end circuitry may include a bipolar transistor featuring a silicon or silicon-germanium alloy base disposed above the high-resistivity portion. Further, the RF front-end circuitry may be configured to process wireless signals in compliance with the IEEE 802.1 1 ac wireless communication standard. Moreover, the RF front-end circuitry includes a passive filter in some implementations.
- a radio-frequency (RF) module in certain embodiments, includes a packaging substrate configured to receive a plurality of components. Further, the RF module may include a die mounted on the packaging substrate. This die may include a high-resistivity substrate portion, a switch, a power amplifier including an SiGe bipolar transistor disposed above the high-resistivity substrate portion, and one or more passive devices. Moreover, the RF module can include a plurality of connectors configured to provide electrical connections between the die and the packaging substrate. In some cases, the packaging substrate has an area of less than 3.0 mm 2 and the height of the RF module may be less than 0.5 mm.
- an RF device may include a baseband circuit assembly configured to process RF signals and RF front-end circuitry disposed on a substrate having a high-resistivity portion.
- the RF front- end circuitry may include a switch, one or more passive devices, and a power amplifier including a bipolar transistor featuring a silicon or silicon-germanium alloy base disposed above the high-resistivity portion.
- the RF device may include an antenna in communication with at least a portion of the RF front- end circuitry to facilitate transmission and reception of the RF signals.
- Embodiments of front-end modules disclosed herein may be configured to conform to band gain and rejection specifications of one or more wireless communication standards, such as 802.1 1 ac (see Figure 1 1 for 802.1 1 ac band gain/rejection specifications).
- 802.1 1 ac compliant FEM's constructed using gallium arsenide substrate coexistence filtering may be implemented using, for example, a fifth order band-pass power amplifier filter.
- Figure 10A illustrates an embodiment of a fifth order band-pass filter that may be used with 2 ⁇ stage GaAs FEM's operating at 2.4GHz frequency.
- the filter of Figure 10A includes high Q inductors on semi-insulating GaAs substrate.
- the various devices illustrated in Figure 10A may take any desirable value.
- Figure 10B illustrates an embodiment of a sixth-order elliptical filter that may be used in SiGe-based 802.1 1 ac compliant FEM's.
- the various devices illustrated in Figure 10B may take any desirable value.
- Figure 1 1 shows potential performance of a 3-stage low- resistivity SiGe FEM utilizing a filter like that shown in Figure 10B vis-a-vis 2- stage GaAs performance.
- gain may need to be boosted in such an SiGe embodiment in order to meet the gain requirements at 2.4-2.5 GHz.
- Such gain increase may be achieved with an additional high- frequency pre-driver stage, thereby requiring an additional gain stage.
- Such in- band gain slope issues may make low-resistivity SiGe-based solutions less desirable in certain respects than other solutions (e.g., GaAs-based solutions).
- high-resistivity SiGe solutions may allow for 802.1 1 ac compliant FE s to utilize 2-stage solutions that are comparable to 2-stage GaAs performance.
- Such 2-stage solutions may advantageously provide satisfactory performance without the additional increases in current consumption, physical size, and overall increase in circuit complexify that may be required to accommodate a 6 order filter, like that shown in Figure 10B,
- an integrated front-end module can be formed by a method of providing at least a portion of a high-resistivity bulk silicon substrate and forming one or more transistors on the high-resistivity bulk silicon substrate. In some cases, the method may further include implanting a low- resistivity region around the one or more transistors.
- FIGS 12A-12D illustrate embodiments of packaging configurations for FEM modules including, for example, power amplifier modules, low noise amplifier modules, and switches.
- the FEM comprises two separate dies (designated "U 1 " and "U2"), which collectively provide the FEM functionality.
- the two dies are connected at various regions by wire bonds.
- the dies are connected via wire bonds to connection pads on a circuit board or lead frame package on which the two dies are disposed.
- the FEM comprises a singular integrated die (designated "U 1 "), which provides all necessary FEM functionality.
- the FEM of figure 12B may be an integrated FEM in accordance with embodiments described above.
- the FEM may comprise BiCMOS SiGe technology, which may allow for integration of the various components of the FEM, as described above.
- the FEM of Figure 12B and 12D occupies a smaller package footprint and profile than the FEM shown in Figures 12A and 12C. This decrease in space required to accommodate the FEM of Figure 12B and 12D may allow for more compact wireless device design. As demand increases for smaller and smaller electronic devices, integration of FEM components into a single die may become increasingly desirable.
- embodiments of integrated front-end modules have been described, it will be apparent to those of ordinary skill in the art that many more embodiments and implementations are possible.
- embodiments of integrated FEMs are applicable to different types of wireless communication devices, incorporating various FEM components.
- embodiments of integrated FEMs are applicable to systems where compact, high-performance design is desired.
- Some of the embodiments described herein can be utilized in connection with wireless devices such as mobile phones.
- one or more features described herein can be used for any other systems or apparatus that utilize of RF signals.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Amplifiers (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020157002256A KR102070477B1 (ko) | 2012-06-28 | 2013-06-25 | 고저항률 기판 상의 쌍극성 트랜지스터 |
CN201810295076.XA CN108538834B (zh) | 2012-06-28 | 2013-06-25 | 高电阻率基底上的双极型晶体管 |
CN201380040230.4A CN104508827B (zh) | 2012-06-28 | 2013-06-25 | 高电阻率基底上的双极型晶体管 |
HK15104680.0A HK1204148A1 (zh) | 2012-06-28 | 2015-05-18 | 高電阻率基底上的雙極型晶體管 |
Applications Claiming Priority (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/536,662 US20140001608A1 (en) | 2012-06-28 | 2012-06-28 | Semiconductor substrate having high and low-resistivity portions |
US13/536,609 | 2012-06-28 | ||
US13/536,609 US20140001567A1 (en) | 2012-06-28 | 2012-06-28 | Fet transistor on high-resistivity substrate |
US13/536,630 US9761700B2 (en) | 2012-06-28 | 2012-06-28 | Bipolar transistor on high-resistivity substrate |
US13/536,630 | 2012-06-28 | ||
US13/536,749 | 2012-06-28 | ||
US13/536,743 | 2012-06-28 | ||
US13/536,743 US20140001602A1 (en) | 2012-06-28 | 2012-06-28 | Device manufacturing using high-resistivity bulk silicon wafer |
US13/536,662 | 2012-06-28 | ||
US13/536,749 US9048284B2 (en) | 2012-06-28 | 2012-06-28 | Integrated RF front end system |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014004535A1 true WO2014004535A1 (en) | 2014-01-03 |
Family
ID=49783799
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2013/047658 WO2014004535A1 (en) | 2012-06-28 | 2013-06-25 | Bipolar transistor on high-resistivity substrate |
Country Status (5)
Country | Link |
---|---|
KR (1) | KR102070477B1 (zh) |
CN (2) | CN104508827B (zh) |
HK (2) | HK1256204A1 (zh) |
TW (2) | TWI595656B (zh) |
WO (1) | WO2014004535A1 (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9048284B2 (en) | 2012-06-28 | 2015-06-02 | Skyworks Solutions, Inc. | Integrated RF front end system |
GB2534289A (en) * | 2015-01-07 | 2016-07-20 | Skyworks Solutions Inc | Front-end integrated circuit for WLAN applications |
US9755068B2 (en) | 2015-06-18 | 2017-09-05 | Dongbu Hitek Co., Ltd. | Semiconductor device and radio frequency module formed on high resistivity substrate |
US9761700B2 (en) | 2012-06-28 | 2017-09-12 | Skyworks Solutions, Inc. | Bipolar transistor on high-resistivity substrate |
US10217740B2 (en) | 2015-06-18 | 2019-02-26 | Db Hitek Co., Ltd | Semiconductor device and radio frequency module formed on high resistivity substrate |
US10325867B2 (en) | 2015-06-18 | 2019-06-18 | Db Hitek Co., Ltd | Semiconductor device and radio frequency module formed on high resistivity substrate |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105657809B (zh) * | 2016-02-01 | 2020-06-30 | 深圳市至高通信技术发展有限公司 | Wlan传输系统 |
KR102482194B1 (ko) * | 2018-08-24 | 2022-12-27 | 삼성전기주식회사 | 삽입손실이 개선된 cmos 트랜지스터의 배치 구조 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040217444A1 (en) * | 2001-10-17 | 2004-11-04 | Motorola, Inc. | Method and apparatus utilizing monocrystalline insulator |
US20070178639A1 (en) * | 2006-01-26 | 2007-08-02 | Cecchi Delbert R | Triple-well cmos devices with increased latch-up immunity and methods of fabricating same |
US20070246790A1 (en) * | 2006-04-20 | 2007-10-25 | Micrel, Inc. | Transistor process using a double-epitaxial layer for reduced capacitance |
US20100301412A1 (en) * | 2009-05-29 | 2010-12-02 | Power Integrations, Inc. | Power integrated circuit device with incorporated sense FET |
US20110175789A1 (en) * | 2009-11-09 | 2011-07-21 | Rayspan Corporation | Rf module and antenna systems |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE59107276D1 (de) * | 1990-09-25 | 1996-02-29 | Siemens Ag | Abschaltbarer Thyristor |
US5973363A (en) * | 1993-07-12 | 1999-10-26 | Peregrine Semiconductor Corp. | CMOS circuitry with shortened P-channel length on ultrathin silicon on insulator |
US5973382A (en) * | 1993-07-12 | 1999-10-26 | Peregrine Semiconductor Corporation | Capacitor on ultrathin semiconductor on insulator |
US5572040A (en) * | 1993-07-12 | 1996-11-05 | Peregrine Semiconductor Corporation | High-frequency wireless communication system on a single ultrathin silicon on sapphire chip |
US5559349A (en) * | 1995-03-07 | 1996-09-24 | Northrop Grumman Corporation | Silicon integrated circuit with passive devices over high resistivity silicon substrate portion, and active devices formed in lower resistivity silicon layer over the substrate |
US6011297A (en) * | 1997-07-18 | 2000-01-04 | Advanced Micro Devices,Inc. | Use of multiple slots surrounding base region of a bipolar junction transistor to increase cumulative breakdown voltage |
JP2001119019A (ja) * | 1999-10-19 | 2001-04-27 | Nec Corp | 半導体装置およびその製造方法 |
KR100408000B1 (ko) * | 2001-12-26 | 2003-12-01 | 주식회사 하이닉스반도체 | 반도체 소자 형성 방법 |
US20030234438A1 (en) * | 2002-06-24 | 2003-12-25 | Motorola, Inc. | Integrated circuit structure for mixed-signal RF applications and circuits |
JP3873012B2 (ja) * | 2002-07-29 | 2007-01-24 | 株式会社東芝 | 半導体装置の製造方法 |
US6933203B2 (en) * | 2002-11-19 | 2005-08-23 | Texas Instruments Incorporated | Methods for improving well to well isolation |
US7596364B2 (en) * | 2006-12-08 | 2009-09-29 | Telefonaktiebolaget L M Ericsson (Publ) | Merged low-noise amplifier and balun |
JP2008085359A (ja) * | 2007-11-08 | 2008-04-10 | Mitsubishi Electric Corp | 電力用半導体装置 |
CN100578790C (zh) * | 2008-12-30 | 2010-01-06 | 电子科技大学 | Bcd半导体器件及其制造方法 |
US8362564B2 (en) * | 2010-08-20 | 2013-01-29 | Intersil Americas Inc. | Isolated epitaxial modulation device |
-
2013
- 2013-06-25 WO PCT/US2013/047658 patent/WO2014004535A1/en active Application Filing
- 2013-06-25 KR KR1020157002256A patent/KR102070477B1/ko active IP Right Grant
- 2013-06-25 CN CN201380040230.4A patent/CN104508827B/zh active Active
- 2013-06-25 CN CN201810295076.XA patent/CN108538834B/zh active Active
- 2013-06-28 TW TW102123354A patent/TWI595656B/zh active
- 2013-06-28 TW TW106115120A patent/TWI611586B/zh active
-
2015
- 2015-05-18 HK HK18115304.9A patent/HK1256204A1/zh unknown
- 2015-05-18 HK HK15104680.0A patent/HK1204148A1/zh unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040217444A1 (en) * | 2001-10-17 | 2004-11-04 | Motorola, Inc. | Method and apparatus utilizing monocrystalline insulator |
US20070178639A1 (en) * | 2006-01-26 | 2007-08-02 | Cecchi Delbert R | Triple-well cmos devices with increased latch-up immunity and methods of fabricating same |
US20070246790A1 (en) * | 2006-04-20 | 2007-10-25 | Micrel, Inc. | Transistor process using a double-epitaxial layer for reduced capacitance |
US20100301412A1 (en) * | 2009-05-29 | 2010-12-02 | Power Integrations, Inc. | Power integrated circuit device with incorporated sense FET |
US20110175789A1 (en) * | 2009-11-09 | 2011-07-21 | Rayspan Corporation | Rf module and antenna systems |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10263072B2 (en) | 2012-06-28 | 2019-04-16 | Skyworks Solutions, Inc. | Integrated RF front end system |
US9419073B2 (en) | 2012-06-28 | 2016-08-16 | Skyworks Solutions, Inc. | Integrated RF front end system |
US9761700B2 (en) | 2012-06-28 | 2017-09-12 | Skyworks Solutions, Inc. | Bipolar transistor on high-resistivity substrate |
US9818821B2 (en) | 2012-06-28 | 2017-11-14 | Skyworks Solutions, Inc. | Integrated RF front end system |
US10103254B2 (en) | 2012-06-28 | 2018-10-16 | Skyworks Solutions, Inc. | Semiconductor die fabrication methods |
US9048284B2 (en) | 2012-06-28 | 2015-06-02 | Skyworks Solutions, Inc. | Integrated RF front end system |
US10522617B2 (en) | 2012-06-28 | 2019-12-31 | Skyworks Solutions, Inc. | Integrated RF front end system |
GB2534289A (en) * | 2015-01-07 | 2016-07-20 | Skyworks Solutions Inc | Front-end integrated circuit for WLAN applications |
US10149347B2 (en) | 2015-01-07 | 2018-12-04 | Skyworks Solutions, Inc. | Front-end integrated circuit for WLAN applications |
US10869362B2 (en) | 2015-01-07 | 2020-12-15 | Skyworks Solutions, Inc. | WLAN front-end |
US9755068B2 (en) | 2015-06-18 | 2017-09-05 | Dongbu Hitek Co., Ltd. | Semiconductor device and radio frequency module formed on high resistivity substrate |
US10217740B2 (en) | 2015-06-18 | 2019-02-26 | Db Hitek Co., Ltd | Semiconductor device and radio frequency module formed on high resistivity substrate |
US10325867B2 (en) | 2015-06-18 | 2019-06-18 | Db Hitek Co., Ltd | Semiconductor device and radio frequency module formed on high resistivity substrate |
Also Published As
Publication number | Publication date |
---|---|
HK1256204A1 (zh) | 2019-09-13 |
CN108538834A (zh) | 2018-09-14 |
TW201407784A (zh) | 2014-02-16 |
CN108538834B (zh) | 2022-10-11 |
CN104508827B (zh) | 2018-11-09 |
TWI595656B (zh) | 2017-08-11 |
KR102070477B1 (ko) | 2020-01-29 |
KR20150034212A (ko) | 2015-04-02 |
CN104508827A (zh) | 2015-04-08 |
TWI611586B (zh) | 2018-01-11 |
TW201727919A (zh) | 2017-08-01 |
HK1204148A1 (zh) | 2015-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10522617B2 (en) | Integrated RF front end system | |
US10103254B2 (en) | Semiconductor die fabrication methods | |
US20140001608A1 (en) | Semiconductor substrate having high and low-resistivity portions | |
US20140001567A1 (en) | Fet transistor on high-resistivity substrate | |
US20140001602A1 (en) | Device manufacturing using high-resistivity bulk silicon wafer | |
KR102070477B1 (ko) | 고저항률 기판 상의 쌍극성 트랜지스터 | |
US9088249B2 (en) | Apparatus and methods for reducing capacitive loading of an envelope tracker | |
US20170070199A1 (en) | Radio frequency circuitr having an integrated harmonic filter and a radio frequency circuit having transistors of different threshold voltages | |
US10211197B2 (en) | Fabrication of radio-frequency devices with amplifier voltage limiting features | |
US20190386123A1 (en) | Methods of forming a bipolar transistor having a collector with a doping spike | |
US20150194942A1 (en) | Linear row array integrated power combiner for rf power amplifiers | |
US10158030B2 (en) | CMOS and bipolar device integration including a tunable capacitor | |
US20170117358A1 (en) | Isolated complementary metal-oxide semiconductor (cmos) devices for radio-frequency (rf) circuits | |
US11437367B2 (en) | Heterogeneous integrated wideband high electron mobility transistor power amplifier with a single-crystal acoustic resonator/filter | |
US20140291681A1 (en) | Phase noise reduction in transistor devices | |
KR101119384B1 (ko) | 무선 송수신기의 집적화된 송신 모듈 | |
WO2024118645A1 (en) | Amplifier with improved power supply rejection in feedback circuits | |
CN110176906A (zh) | 具有输出限制的低噪声放大器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13808986 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20157002256 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13808986 Country of ref document: EP Kind code of ref document: A1 |