WO2013079011A1 - Lead frame for encapsulating integrated circuit and corresponding encapsulation device - Google Patents

Lead frame for encapsulating integrated circuit and corresponding encapsulation device Download PDF

Info

Publication number
WO2013079011A1
WO2013079011A1 PCT/CN2012/085609 CN2012085609W WO2013079011A1 WO 2013079011 A1 WO2013079011 A1 WO 2013079011A1 CN 2012085609 W CN2012085609 W CN 2012085609W WO 2013079011 A1 WO2013079011 A1 WO 2013079011A1
Authority
WO
WIPO (PCT)
Prior art keywords
lead frame
island
pins
chip
crystal oscillator
Prior art date
Application number
PCT/CN2012/085609
Other languages
French (fr)
Chinese (zh)
Inventor
郑志荣
孙宏伟
卫安琪
王伦波
Original Assignee
无锡华润安盛科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 无锡华润安盛科技有限公司 filed Critical 无锡华润安盛科技有限公司
Publication of WO2013079011A1 publication Critical patent/WO2013079011A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49544Deformation absorbing parts in the lead frame plane, e.g. meanderline shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Definitions

  • the present invention relates to chip packaging technology, and more particularly to a technique for packaging a chip and a crystal oscillator in a package.
  • FIG. 1 is a schematic illustration of a conventional small outline package (S O P ) lead frame with 8 pins. As shown, the leadframe includes islands 120, eight inner leads 111-118 disposed about the islands, wherein the islands 120 are formed by a recessing process. If the volume of the crystal oscillator is not taken into consideration, it is still problematic to package the chip and the crystal oscillator together with the lead frame shown in Fig. 1, which will now be described in conjunction with Fig. 2. Fig.
  • FIG. 2 is a schematic cross-sectional view showing the state in which a crystal frame and a chip are simultaneously packaged by using the lead frame shown in Fig. 1.
  • the semiconductor chip 40 is placed below the island 120, and the crystal 50 is placed above the island 120.
  • Lead wire 60 is formed by bonding wire between chip 40 and pin 110.
  • the middle portion of the lead 60 is easily contacted with the edge 1201 of the island 120, resulting in a short circuit failure or other reliability problems. Due to the large difference in height between the pin 110 and the chip 40, the problem of the middle of the lead contacting the edge of the island is more likely to occur when the lateral width of the island 120 is wider.
  • Chinese patent CN200920286409.9 discloses a lead frame which can encapsulate the chip 40 and the crystal oscillator 50 in a plastic body and can avoid the above problems. Summary of the invention
  • the present invention provides a lead frame for an integrated circuit package, comprising: an island, a plurality of leads surrounding the island, and a connecting rib extending from the island, wherein On two of the plurality of pins, a widening portion is provided, and the ends of the connecting ribs form a bifurcated structure.
  • the lead frame is used for simultaneously packaging a chip and a crystal oscillator, a first surface of the island is used for setting a chip, and a second surface opposite to the first surface is used for setting a crystal oscillator, the chip and the All or a portion of the pins are bonded, and the crystal is bonded to two pins provided with the widened portion.
  • the present invention also provides an array of leadframes for an integrated circuit package, the array being comprised of a plurality of leadframes including islands, a plurality of leads surrounding the island, and from the island An extended connecting rib, wherein a widened portion is disposed on two of the plurality of pins, and an end of the connecting rib forms a bifurcated structure.
  • the lead frame is used for simultaneously packaging a chip and a crystal oscillator, a first surface of the island is used for setting a chip, and a second surface opposite to the first surface is used for setting a crystal oscillator, the chip and the All or a portion of the pins are bonded, and the crystal is bonded to two pins provided with the widened portion.
  • a plurality of circular grooves are formed on the cutting line of the connecting rib.
  • the present invention also provides a package device comprising a lead frame, a chip, a crystal oscillator, and a package matched with the lead frame, wherein the lead frame includes an island, a plurality of surrounding around the island a pin, and a connecting rib extending from the island, on two of the plurality of pins, a widening portion is provided, and an end of the connecting rib forms a bifurcated structure, the chip Located on a first surface of the island, the crystal is disposed on a second surface opposite the first surface of the island.
  • the chip is bonded to all or part of the plurality of pins, and the crystal oscillator is bonded to two pins provided with the widened portion.
  • the lead frame of the present invention can simultaneously solder a crystal oscillator and a chip.
  • the reliability of the crystal welding is ensured.
  • Figure 1 shows the structure of a conventional small outline package (SOP) leadframe with 8 pins.
  • SOP small outline package
  • Fig. 2 is a schematic cross-sectional view showing a state in which a crystal frame and a chip are simultaneously packaged by using the lead frame shown in Fig. 1.
  • FIG. 3 is a schematic diagram of a lead frame of an integrated circuit package structure in accordance with an exemplary embodiment of the present invention.
  • FIG. 4 is a partial schematic view of the lead frame shown in FIG. 3 including inner pins 307 and 308 and a portion A of the second end portion 321 of the connecting rib.
  • Fig. 5 is a schematic view showing the arrangement of a crystal oscillator and a chip on the lead frame shown in Fig. 3, in which the chip is not shown.
  • Figure 6 is a schematic illustration of an array of leadframes formed from leadframes in accordance with the present invention.
  • planar frame structure refers to a small island, an inner lead, and a lead frame structure in which the connecting ribs are in the same plane.
  • the lead frame 3 is a schematic diagram of a leadframe for an integrated circuit package in accordance with an exemplary embodiment of the present invention.
  • the lead frame 3 includes an island 30, a plurality of inner leads disposed around the island 30, and a connecting rib 32.
  • leadframe 3 includes 16 internal pins, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 3010, 3011, 3012, 3013, 3014, and 3015, respectively.
  • the number of internal pins is not limited to this, and it can be 8 or 24, etc.
  • the portions of the connecting ribs 32 on both sides of the island 30 are a first end 320 and a second end 321 respectively.
  • the first end 320 and the second end 321 are respectively extended from the small island 30 and form a bifurcated structure at a distance from the small island 30, and the bifurcated structure may be, for example, a herringbone structure.
  • the inner lead for bonding the crystal oscillator is disposed at least wide to the portion for bonding the chip to ensure a more unnecessary amount for subsequent crystal welding.
  • the crystal oscillator is bonded with pins 307 and 308, and the extension portion 3071 extends from the pin 307, and the extension portion 3081 extends from the pin 308, so that the pins 307 and 308 are bonded to the crystal oscillator. Partially widened.
  • the molding compound may be removed from the first opening 320a and the second opening of the herringbone structure of the first end portion 320 of the connecting rib.
  • 320b is poured into and/or poured from the first opening 321a and the second opening 321b of the chevron structure of the second end portion 321 of the connecting rib.
  • the packaged chips can be cut along the rib line 34.
  • a plurality of small circular grooves 400 may be provided along the plastic body cut line 34 (ie, the torn portion when the connecting rib is cut on the outer portion of the plastic seal) to weaken or avoid subsequent disconnection Damage to the resin body (i.e., the molded body) formed by the plastic when the rib is formed.
  • a small circular groove can be formed in the connecting rib 32 along the rib line 34, and a small circular groove can be formed on the inner pins 307 and 308 along the rib line 34 at the same time, thus forming a plurality of small circular grooves 400.
  • FIG. 4 is a partial schematic view of the lead frame shown in FIG. 3 including inner pins 307 and 308 and a portion A of the second end portion 321 of the connecting rib.
  • small circular grooves 4001, 4002, 4003, and 4004 are provided on the connecting ribs 32 along the rib line 34, and at the same time, the small ribs 34 are provided along the rib line 34 on the inner pins 307 and 308.
  • Fig. 5 is a schematic view showing the arrangement of a crystal oscillator and a chip on the lead frame shown in Fig. 3, in which the chip is not shown.
  • a chip is disposed on the first surface (not shown) of the lead frame 3, and the second surface 36 is provided with a crystal.
  • the first surface of the island refers to the face opposite to the second surface.
  • the chip is placed in close contact with the first surface of the island 30 and bonded to the inner lead of the lead frame by a key alloy wire (not shown).
  • the number of internal pins bonded to the chip depends on the chip.
  • the lead frame 3 has 16 internal pins, not all of the 16 internal pins need to be bonded to the chip.
  • the chip is bonded to the inner leads 301, 302, 303, 304, 307, 308, 309, 310, 313, and 314 by a key alloy wire.
  • the crystal oscillator 46 is placed on the second surface 36 of the island. Specifically, the two pins of the crystal are bonded to the inner leads 307 and 308 through bond alloy wires 467 and 468, respectively.
  • the key Alloy wires 468 and 469 respectively bond extensions 3071 and 3081 from which inner pins 307 and 308 extend.
  • the connecting ribs can be cut along the rib line 34, i.e., along the rib line 34. Since a plurality of small circular grooves 400 are provided at the joint root of the molded body, the resin formed by the plastic seal can be prevented from being damaged when the connecting rib is cut.
  • the plastic seal is completed and the rib is cut, it is deformed into a packaged device including a chip and a crystal.
  • a lead frame is taken as an example, but in the packaging process, a plurality of the above lead frames may be arranged to form an array of lead frames, as shown in FIG. 6 according to the present invention.
  • the lead frame of the present invention can be made of A42 iron-nickel alloy and copper plated on the surface of the alloy, so that it is not necessary to plate silver in the portion where the crystal is required to be welded, thereby reducing the cost of the frame.
  • the lead frame of the present invention has a bifurcated structure at the end of the connecting rib, so that when the lower molding body is molded, the molding material is respectively connected to the two inlets 320 and 321 at both ends of the rib (ie, the first The first opening 320a and the second opening 320b of the end portion 320 and the first port 321a and the second port 321b of the second end portion 321 enter, thereby alleviating the pressure generated during the injection of the molding compound, and avoiding the pressure. Too large an impact on the bond alloy wire of the chip causes it to break, causing an open circuit or contact with an adjacent gold wire to cause a short circuit.
  • the pin bonded to the crystal oscillator is widened, thereby ensuring the reliability of the crystal welding.
  • a small circular groove is selectively provided on the plastic-cutting rib line (sometimes referred to as a molding outline) of the cutting rib, thereby cutting off
  • the connecting ribs become easier and do not damage the molded body when cut.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)

Abstract

A lead frame (3) for encapsulating an integrated circuit, including an island (30), several pins (300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 3010, 3011, 3012, 3013, 3014, 3015) around the island (30), and a connection rib (32) extending from the island (30). It is characterized in that two pins (307, 308) out of the several pins (300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 3010, 3011, 3012, 3013, 3014, 3015) are provided thereon with a widening portion (3071, 3081), and the end portion of the connection rib (32) forms a fork structure. The lead frame can be applied to encapsulate a chip and a crystal oscillator into a capsule.

Description

说 明 书 用于集成电路封装的引线框及相应的封装器件 技术领域  Description Leadframe for integrated circuit package and corresponding packaged device
本发明涉及芯片封装技术, 尤其涉及将芯片与晶振封装在 一个封装体的技术。  The present invention relates to chip packaging technology, and more particularly to a technique for packaging a chip and a crystal oscillator in a package.
背景技术 Background technique
人们对电子设备轻薄小的追求使得业界对器件模块化或者 说集成度提出了更高的要求。除了不断改善芯片封装工艺使封装 后的器件更加薄和小,依据电路功能将更多器件封装在一个塑封 体内形成层叠封装( package on package ) 也是达成上述目的的 手段之一, 将芯片与晶振封装在一个塑封体内便是一个例子。  The pursuit of light and small electronic devices has led to higher demands on the modularity or integration of devices. In addition to continuously improving the chip packaging process to make the packaged device thinner and smaller, it is one of the means to achieve the above purpose by packaging more devices in a plastic package according to the circuit function, and packaging the chip and the crystal oscillator. It is an example in a plastic body.
常规的集成电路, 一个塑封体内只封装一个或多个芯片, 很少将芯片和晶振封装在一起,这主要是因为晶振在封装时占据 的立体体积较大, 常规的引线框无法满足需求。 图 1是常规的具 有 8个引脚的小外形封装( S O P )引线框的结构示意。如图所示, 该引线框包括小岛 120、设置在小岛周围的 8个内引脚 111 ~ 118, 其中小岛 120是通过打凹工艺形成。如果不考虑晶振的体积, 利 用图 1所示意的引线框将芯片和晶振封装在一起依然存在问题, 现结合图 2说明。图 2是利用图 1所示意的引线框同时封装晶振 和芯片时的截面结构示意。 如图, 半导体芯片 40置于小岛 120 的下方, 晶振 50置于小岛 120的上方。 在芯片 40和引脚 110 之间进行键合打线即形成引线 60。 这种结构中, 引线 60的中部 很容易与小岛 120的边沿 1201接触, 从而导致电路短路失效或 者产生其它可靠性的问题。 由于引脚 110和芯片 40之间的高度 差较大,引线的中部与小岛的边沿接触的问题更容易发生在小岛 120的横向宽度较宽的时候。  In a conventional integrated circuit, only one or more chips are packaged in a plastic package, and the chip and the crystal oscillator are rarely packaged together. This is mainly because the crystal oscillator occupies a large volume in the package, and the conventional lead frame cannot meet the demand. Figure 1 is a schematic illustration of a conventional small outline package (S O P ) lead frame with 8 pins. As shown, the leadframe includes islands 120, eight inner leads 111-118 disposed about the islands, wherein the islands 120 are formed by a recessing process. If the volume of the crystal oscillator is not taken into consideration, it is still problematic to package the chip and the crystal oscillator together with the lead frame shown in Fig. 1, which will now be described in conjunction with Fig. 2. Fig. 2 is a schematic cross-sectional view showing the state in which a crystal frame and a chip are simultaneously packaged by using the lead frame shown in Fig. 1. As shown, the semiconductor chip 40 is placed below the island 120, and the crystal 50 is placed above the island 120. Lead wire 60 is formed by bonding wire between chip 40 and pin 110. In this configuration, the middle portion of the lead 60 is easily contacted with the edge 1201 of the island 120, resulting in a short circuit failure or other reliability problems. Due to the large difference in height between the pin 110 and the chip 40, the problem of the middle of the lead contacting the edge of the island is more likely to occur when the lateral width of the island 120 is wider.
中国专利 CN200920286409.9公开了一种可将芯片 40和晶 振 50封装在一个塑封体内且可避免上述问题的引线框。 发明内容 Chinese patent CN200920286409.9 discloses a lead frame which can encapsulate the chip 40 and the crystal oscillator 50 in a plastic body and can avoid the above problems. Summary of the invention
有鉴于此, 本发明提供一种用于集成电路封装的引线框, 包括小岛、环绕在小岛周围的若干引脚、 以及自所述小岛延伸出 的连接筋, 其特征在于, 在所述若干引脚中的两个引脚上, 设置 有加宽部, 所述连接筋的端部形成分叉结构。  In view of the above, the present invention provides a lead frame for an integrated circuit package, comprising: an island, a plurality of leads surrounding the island, and a connecting rib extending from the island, wherein On two of the plurality of pins, a widening portion is provided, and the ends of the connecting ribs form a bifurcated structure.
优选地, 所述引线框用于同时封装芯片与晶振, 所述小岛 的第一表面用于设置芯片,与所述第一表面相对的第二表面用于 设置晶振, 所述芯片与所述若干引脚的全部或部分键合, 所述晶 振与设有所述加宽部的两个引脚键合。  Preferably, the lead frame is used for simultaneously packaging a chip and a crystal oscillator, a first surface of the island is used for setting a chip, and a second surface opposite to the first surface is used for setting a crystal oscillator, the chip and the All or a portion of the pins are bonded, and the crystal is bonded to two pins provided with the widened portion.
本发明还提供一种用于集成电路封装的引线框阵列, 所述 阵列由多个引线框组成, 所述引线框包括小岛、环绕在小岛周围 的若干引脚、 以及自所述小岛延伸出的连接筋, 其中, 在所述若 干引脚中的两个引脚上,设置有加宽部, 所述连接筋的端部形成 分叉结构。  The present invention also provides an array of leadframes for an integrated circuit package, the array being comprised of a plurality of leadframes including islands, a plurality of leads surrounding the island, and from the island An extended connecting rib, wherein a widened portion is disposed on two of the plurality of pins, and an end of the connecting rib forms a bifurcated structure.
优选地, 所述引线框用于同时封装芯片与晶振, 所述小岛 的第一表面用于设置芯片,与所述第一表面相对的第二表面用于 设置晶振, 所述芯片与所述若干引脚的全部或部分键合, 所述晶 振与设有所述加宽部的两个引脚键合。  Preferably, the lead frame is used for simultaneously packaging a chip and a crystal oscillator, a first surface of the island is used for setting a chip, and a second surface opposite to the first surface is used for setting a crystal oscillator, the chip and the All or a portion of the pins are bonded, and the crystal is bonded to two pins provided with the widened portion.
优选地, 在所述连接筋的切筋线上形成有若干圆槽。  Preferably, a plurality of circular grooves are formed on the cutting line of the connecting rib.
本发明还提供一种封装器件, 所述封装器件包括引线框、 芯 片、 晶振、 和与所述引线框相匹配的封装体, 其中, 所述引线框 包括小岛、环绕在小岛周围的若干引脚、 以及自所述小岛延伸出 的连接筋, 在所述若干引脚中的两个引脚上, 设置有加宽部, 所 述连接筋的端部形成分叉结构,所述芯片设置在所述小岛的第一 表面, 所述晶振设置在与所述小岛的第一表面相对的第二表面。 优选地, 所述芯片与所述若干引脚的全部或部分键合, 所述晶振 与设有所述加宽部的两个引脚键合。  The present invention also provides a package device comprising a lead frame, a chip, a crystal oscillator, and a package matched with the lead frame, wherein the lead frame includes an island, a plurality of surrounding around the island a pin, and a connecting rib extending from the island, on two of the plurality of pins, a widening portion is provided, and an end of the connecting rib forms a bifurcated structure, the chip Located on a first surface of the island, the crystal is disposed on a second surface opposite the first surface of the island. Preferably, the chip is bonded to all or part of the plurality of pins, and the crystal oscillator is bonded to two pins provided with the widened portion.
本发明所述的引线框, 其可同时焊接晶振与芯片。 此外, 由于在与晶振键合的引脚上至少要键合晶振的部分被加宽,因此 确保了晶振焊接的可靠性。 附图说明 The lead frame of the present invention can simultaneously solder a crystal oscillator and a chip. In addition, since at least the portion where the crystal oscillator is bonded to the pin bonded to the crystal is widened, the reliability of the crystal welding is ensured. DRAWINGS
图 1是常规的具有 8个引脚的小外形封装(SOP )引线框的 结构示意。  Figure 1 shows the structure of a conventional small outline package (SOP) leadframe with 8 pins.
图 2是利用图 1所示意的引线框同时封装晶振和芯片时的 截面结构示意。  Fig. 2 is a schematic cross-sectional view showing a state in which a crystal frame and a chip are simultaneously packaged by using the lead frame shown in Fig. 1.
图 3是根据本发明一个示例性实施例的集成电路封装结构 的引线框的示意图。  3 is a schematic diagram of a lead frame of an integrated circuit package structure in accordance with an exemplary embodiment of the present invention.
图 4是图 3中所示的引线框包含内引脚 307和 308以及连 接筋的第二端部 321的 A部分的局部示意图。  4 is a partial schematic view of the lead frame shown in FIG. 3 including inner pins 307 and 308 and a portion A of the second end portion 321 of the connecting rib.
图 5是在图 3所示的引线框上设置了晶振和芯片的示意图, 其中芯片没有示意出。  Fig. 5 is a schematic view showing the arrangement of a crystal oscillator and a chip on the lead frame shown in Fig. 3, in which the chip is not shown.
图 6是根据本发明的由引线框形成的引线框阵列的示意图。  Figure 6 is a schematic illustration of an array of leadframes formed from leadframes in accordance with the present invention.
具体实施方式 detailed description
以下将结合附图进一步阐述本发明。 附图仅为示意, 并不 用以限定其中各部件的具体形状和大小。  The invention will be further elucidated below in conjunction with the drawings. The drawings are merely schematic and are not intended to limit the specific shapes and sizes of the various components.
先行说明的是, 尽管以下说明以平面框架结构的引线框为 例进行说明, 但并不以此为限制。 实际应用中, 本发明也可应用 于非平面框架结构。 在此, 术语 "平面框架结构" 指的是小岛、 内引脚、 以及连接筋在同一个平面的引线框结构。  First, although the following description will be made by taking a lead frame of a planar frame structure as an example, it is not limited thereto. In practical applications, the invention is also applicable to non-planar frame structures. Here, the term "planar frame structure" refers to a small island, an inner lead, and a lead frame structure in which the connecting ribs are in the same plane.
图 3是根据本发明一个示例形实施例的用于集成电路封装 的引线框的示意图。 该引线框 3包括小岛 30 , 设置在小岛 30周 围的若干内引脚, 以及连接筋 32。 在本例中, 引线框 3包括 16 个内引脚, 分别为 300、 301、 302、 303、 304、 305、 306、 307、 308、 309、 3010、 3011、 3012、 3013、 3014、 和 3015。 实际应 用中, 内引脚的数量并不以此为限, 可以为 8个或 24个等。 连 接筋 32在小岛 30两侧的部分分别为第一端 320和第二端 321。 根据本实施例, 第一端 320和第二端 321分别自小岛 30向外延 伸, 并在距离小岛 30—定距离处形成分叉结构, 该分叉结构可 以例如为人字形结构。  3 is a schematic diagram of a leadframe for an integrated circuit package in accordance with an exemplary embodiment of the present invention. The lead frame 3 includes an island 30, a plurality of inner leads disposed around the island 30, and a connecting rib 32. In this example, leadframe 3 includes 16 internal pins, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 3010, 3011, 3012, 3013, 3014, and 3015, respectively. In actual applications, the number of internal pins is not limited to this, and it can be 8 or 24, etc. The portions of the connecting ribs 32 on both sides of the island 30 are a first end 320 and a second end 321 respectively. According to this embodiment, the first end 320 and the second end 321 are respectively extended from the small island 30 and form a bifurcated structure at a distance from the small island 30, and the bifurcated structure may be, for example, a herringbone structure.
根据本发明, 用于键合晶振的内引脚, 至少将其用来键合 芯片的部分设置得较宽, 以确保后续晶振焊接时可有较多余量。 本实施例中, 示例性地, 以引脚 307和 308键合晶振, 且自引脚 307延伸出延伸部 3071 , 自引脚 308延伸出延伸部 3081 , 使得 引脚 307和 308键合晶振的部分加宽。 According to the present invention, the inner lead for bonding the crystal oscillator is disposed at least wide to the portion for bonding the chip to ensure a more unnecessary amount for subsequent crystal welding. In this embodiment, exemplarily, the crystal oscillator is bonded with pins 307 and 308, and the extension portion 3071 extends from the pin 307, and the extension portion 3081 extends from the pin 308, so that the pins 307 and 308 are bonded to the crystal oscillator. Partially widened.
如图 3所示, 在将芯片和晶振安装到小岛的不同表面后进 行塑封处理时,可将塑封料从连接筋的第一端部 320的人字形结 构的第一开口 320a和第二开口 320b灌入和 /或从连接筋的第二 端部 321的人字形结构的第一开口 321a和第二开口 321b灌入。  As shown in FIG. 3, when the chip and the crystal oscillator are mounted to different surfaces of the island and then subjected to a molding process, the molding compound may be removed from the first opening 320a and the second opening of the herringbone structure of the first end portion 320 of the connecting rib. 320b is poured into and/or poured from the first opening 321a and the second opening 321b of the chevron structure of the second end portion 321 of the connecting rib.
进行了塑封处理之后, 可以沿着切筋线 34将已封装的芯片 切下。 在示例性实施例中, 沿着塑封体切筋线 34 (亦即, 塑封 体外露部分上切断连接筋时的扯断部分) , 可设置多个小圆槽 400 , 以减弱或避免后续切断连接筋时对塑封形成的树脂体 (亦 即, 塑封体) 的损坏。 在本例中, 可沿切筋线 34在连接筋 32 上设置小圆槽, 可同时沿切筋线 34在内引脚 307和 308上设置 小圆槽, 如此形成若干小圆槽 400。  After the molding process, the packaged chips can be cut along the rib line 34. In an exemplary embodiment, a plurality of small circular grooves 400 may be provided along the plastic body cut line 34 (ie, the torn portion when the connecting rib is cut on the outer portion of the plastic seal) to weaken or avoid subsequent disconnection Damage to the resin body (i.e., the molded body) formed by the plastic when the rib is formed. In this example, a small circular groove can be formed in the connecting rib 32 along the rib line 34, and a small circular groove can be formed on the inner pins 307 and 308 along the rib line 34 at the same time, thus forming a plurality of small circular grooves 400.
图 4是图 3中所示的引线框包含内引脚 307和 308以及连 接筋的第二端部 321的 A部分的局部示意图。 由图 4可见, 本 例中沿切筋线 34在连接筋 32上设置了小圆槽 4001、4002、4003、 和 4004, 并同时沿切筋线 34在内引脚 307和 308上设置了小圆 槽 4005和 4006。  4 is a partial schematic view of the lead frame shown in FIG. 3 including inner pins 307 and 308 and a portion A of the second end portion 321 of the connecting rib. As can be seen from Fig. 4, in this example, small circular grooves 4001, 4002, 4003, and 4004 are provided on the connecting ribs 32 along the rib line 34, and at the same time, the small ribs 34 are provided along the rib line 34 on the inner pins 307 and 308. Round grooves 4005 and 4006.
图 5是在图 3所示的引线框上设置了晶振和芯片的示意图, 其中芯片没有示意出。 在引线框 3的第一表面(未标示)设置芯 片, 第二表面 36设置晶振, 本例中, 小岛的第一表面指的是与 第二表面相对的那个面。 在本实施例中, 芯片紧贴设置在小岛 30的第一表面, 并且通过键合金丝 (未示出在图中) 与引线框 的内引脚键合。 需要说明的是, 与芯片键合的内引脚数量取决于 芯片,尽管引线框 3具有 16个内引脚,但并非 16个内引脚都需 要与芯片键合。 本例中, 芯片通过键合金丝键合到内引脚 301、 302、 303、 304、 307、 308、 309、 310、 313、 和 314。  Fig. 5 is a schematic view showing the arrangement of a crystal oscillator and a chip on the lead frame shown in Fig. 3, in which the chip is not shown. A chip is disposed on the first surface (not shown) of the lead frame 3, and the second surface 36 is provided with a crystal. In this example, the first surface of the island refers to the face opposite to the second surface. In the present embodiment, the chip is placed in close contact with the first surface of the island 30 and bonded to the inner lead of the lead frame by a key alloy wire (not shown). It should be noted that the number of internal pins bonded to the chip depends on the chip. Although the lead frame 3 has 16 internal pins, not all of the 16 internal pins need to be bonded to the chip. In this example, the chip is bonded to the inner leads 301, 302, 303, 304, 307, 308, 309, 310, 313, and 314 by a key alloy wire.
在将芯片贴紧设置在小岛的第一表面之后, 将晶振 46设置 在小岛的第二表面 36。具体而言,分别通过键合金线 467和 468 将晶振的两个引脚键合到内引脚 307和 308。 根据本实施例, 键 合金线 468和 469分别键合内引脚 307和 308延伸出的延伸部 3071和 3081。 After the chip is placed in close contact with the first surface of the island, the crystal oscillator 46 is placed on the second surface 36 of the island. Specifically, the two pins of the crystal are bonded to the inner leads 307 and 308 through bond alloy wires 467 and 468, respectively. According to this embodiment, the key Alloy wires 468 and 469 respectively bond extensions 3071 and 3081 from which inner pins 307 and 308 extend.
如上文所述, 在塑封完成之后, 可沿着切筋线 34切断连接 筋, 亦即沿着切筋线 34切筋。 由于在塑封体的连接根部设置了 若干小圆槽 400,使得在切断连接筋时可以避免将塑封形成的树 脂损坏。  As described above, after the plastic molding is completed, the connecting ribs can be cut along the rib line 34, i.e., along the rib line 34. Since a plurality of small circular grooves 400 are provided at the joint root of the molded body, the resin formed by the plastic seal can be prevented from being damaged when the connecting rib is cut.
在塑封完成并进行了切筋之后, 变形成了包括芯片和晶振 的封装器件。  After the plastic seal is completed and the rib is cut, it is deformed into a packaged device including a chip and a crystal.
在以上结合附图的说明中, 都是以一个引线框作为示例进 行的阐述,但是在封装过程中, 多个上述引线框可排列形成引线 框阵列,如图 6所示为根据本发明的由引线框形成的引线框阵列 的示意图。  In the above description with reference to the accompanying drawings, a lead frame is taken as an example, but in the packaging process, a plurality of the above lead frames may be arranged to form an array of lead frames, as shown in FIG. 6 according to the present invention. Schematic diagram of an array of leadframes formed by leadframes.
本发明所述的引线框, 可采用 A42铁镍合金, 并在合金表 面镀铜,从而不必在需要焊接晶振的部分镀银, 由此降低了框架 的成本。  The lead frame of the present invention can be made of A42 iron-nickel alloy and copper plated on the surface of the alloy, so that it is not necessary to plate silver in the portion where the crystal is required to be welded, thereby reducing the cost of the frame.
综上, 本发明所述的引线框, 其连接筋的端部为分叉结构, 使得在进行下塑封体塑封时, 塑封料分别自连接筋两端 320和 321的两个入口 (即第一端部 320的第一开口 320a和第二开口 320b以及第二端部 321的第一端口 321a和第二端口 321b )进入, 由此减緩了塑封料注入过程中所产生的压力,避免了压力过大对 芯片的键合金线产生冲击造成其断开从而造成开路、或与相邻的 金线接触从而造成短路的问题。本发明所述的引线框,其与晶振 键合的引脚,至少要键合晶振的部分被加宽,从而确保了晶振焊 接的可靠性。 除此之外, 本发明的引线框在其制造过程中, 还在 切断连接筋的塑封体切筋线(有时也称为塑封体外形线)上选择 性地设置了小圆槽,从而使得切断连接筋变得更为容易且在切断 的时候不损害塑封体。  In summary, the lead frame of the present invention has a bifurcated structure at the end of the connecting rib, so that when the lower molding body is molded, the molding material is respectively connected to the two inlets 320 and 321 at both ends of the rib (ie, the first The first opening 320a and the second opening 320b of the end portion 320 and the first port 321a and the second port 321b of the second end portion 321 enter, thereby alleviating the pressure generated during the injection of the molding compound, and avoiding the pressure. Too large an impact on the bond alloy wire of the chip causes it to break, causing an open circuit or contact with an adjacent gold wire to cause a short circuit. In the lead frame of the present invention, the pin bonded to the crystal oscillator, at least the portion to which the crystal oscillator is bonded, is widened, thereby ensuring the reliability of the crystal welding. In addition, in the manufacturing process of the lead frame of the present invention, a small circular groove is selectively provided on the plastic-cutting rib line (sometimes referred to as a molding outline) of the cutting rib, thereby cutting off The connecting ribs become easier and do not damage the molded body when cut.
尽管已参照上述具体实施方式对本发明进行了详细的阐 述,但本领域的普通技术人员应当理解,可以对本发明的具体实 发明的技术方案的精神下,其均应涵盖在本发明请求保护的技术 方案范围当中。 Although the present invention has been described in detail with reference to the preferred embodiments thereof, it will be understood by those of ordinary skill in the art that Within the scope of the program.

Claims

权利要求书 Claim
1. 一种用于集成电路封装的引线框, 包括小岛、 环绕在小岛 周围的若干引脚、 以及自所述小岛延伸出的连接筋, 其特征在于, 在所述若干引脚中的两个引脚上, 设置有加宽部, 所述连接筋的端 部形成分叉结构。  A lead frame for an integrated circuit package, comprising: an island, a plurality of pins surrounding the island, and a connecting rib extending from the island, wherein in the plurality of pins The two pins are provided with a widening portion, and the ends of the connecting ribs form a bifurcated structure.
2. 根据权利要求 1 所述的引线框, 其特征在于, 所述引线框 用于同时封装芯片与晶振, 所述小岛的第一表面用于设置芯片, 与 所述第一表面相对的第二表面用于设置晶振,所述芯片与所述若干 引脚的全部或部分键合,所述晶振与设有所述加宽部的两个引脚键 合。  2 . The lead frame according to claim 1 , wherein the lead frame is used for simultaneously packaging a chip and a crystal, and the first surface of the island is configured to set a chip, and the first surface is opposite to the first surface The two surfaces are used to set a crystal oscillator, and the chip is bonded to all or a part of the plurality of pins, and the crystal oscillator is bonded to two pins provided with the widened portion.
3. 根据权利要求 1或 2所述的引线框, 其特征在于, 在所述 连接筋的切筋线上形成有若干圆槽。  The lead frame according to claim 1 or 2, wherein a plurality of circular grooves are formed in the cut line of the connecting rib.
4. 一种用于集成电路封装的引线框阵列, 其特征在于, 所述 阵列由多个引线框组成, 所述引线框包括小岛、 环绕在小岛周围的 若干引脚、 以及自所述小岛延伸出的连接筋, 在所述若干引脚中的 两个引脚上, 设置有加宽部, 所述连接筋的端部形成分叉结构。  4. A lead frame array for an integrated circuit package, wherein the array is comprised of a plurality of lead frames, the lead frame including islands, a plurality of pins surrounding the island, and The connecting rib extending from the island, on two of the plurality of pins, is provided with a widening portion, and the end of the connecting rib forms a bifurcated structure.
5 根据权利要求 4所述的引线框阵列, 其特征在于, 所述引线 框用于同时封装芯片与晶振, 所述小岛的第一表面用于设置芯片, 与所述第一表面相对的第二表面用于设置晶振,所述芯片与所述若 干引脚的全部或部分键合,所述晶振与设有所述加宽部的两个引脚 键合。  The lead frame array according to claim 4, wherein the lead frame is used for simultaneously packaging a chip and a crystal, and the first surface of the island is used for setting a chip, and the first surface is opposite to the first surface The two surfaces are used to set a crystal oscillator, and the chip is bonded to all or a part of the plurality of pins, and the crystal oscillator is bonded to two pins provided with the widened portion.
6. 根据权利要求 4或 5所述的引线框阵列, 其特征在于, 在 所述连接筋的切筋线上形成有若干圆槽。  The lead frame array according to claim 4 or 5, wherein a plurality of circular grooves are formed in the cut line of the connecting rib.
7. 一种封装器件, 其特征在于, 所述封装器件包括引线框、 芯片、 晶振、 和与所述引线框相匹配的封装体, 其中, 所述引线框 包括小岛、环绕在小岛周围的若干引脚、 以及自所述小岛延伸出的 连接筋, 在所述若干引脚中的两个引脚上, 设置有加宽部, 所述连 接筋的端部形成分叉结构, 所述芯片设置在所述小岛的第一表面, 所述晶振设置在与所述小岛的第一表面相对的第二表面。  A package device, comprising: a lead frame, a chip, a crystal oscillator, and a package matching the lead frame, wherein the lead frame includes an island and surrounds the island a plurality of pins, and a connecting rib extending from the island, on two of the plurality of pins, a widening portion is provided, and an end portion of the connecting rib forms a bifurcation structure The chip is disposed on a first surface of the island, and the crystal is disposed on a second surface opposite the first surface of the island.
8. 根据权利要求 7 所述的封装器件, 其特征在于, 所述芯片 与所述若干引脚的全部或部分键合,所述晶振与设有所述加宽部的 两个引脚键合。 The package device according to claim 7, wherein the chip is bonded to all or part of the plurality of pins, and the crystal oscillator is provided with the widened portion. Two pin bonds.
PCT/CN2012/085609 2011-12-02 2012-11-30 Lead frame for encapsulating integrated circuit and corresponding encapsulation device WO2013079011A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN2011103946670A CN103137593A (en) 2011-12-02 2011-12-02 Lead frame for packaging integrated circuit and corresponding packaging components
CN201110394667.0 2011-12-02

Publications (1)

Publication Number Publication Date
WO2013079011A1 true WO2013079011A1 (en) 2013-06-06

Family

ID=48497206

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/085609 WO2013079011A1 (en) 2011-12-02 2012-11-30 Lead frame for encapsulating integrated circuit and corresponding encapsulation device

Country Status (2)

Country Link
CN (1) CN103137593A (en)
WO (1) WO2013079011A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106935564A (en) * 2015-12-31 2017-07-07 无锡华润安盛科技有限公司 Integrated circuit package structure
CN112133688A (en) * 2020-11-25 2020-12-25 苏州纳芯微电子股份有限公司 Packaging structure of multi-base-island lead frame
CN113422587A (en) * 2021-05-13 2021-09-21 北京七芯中创科技有限公司 Cylindrical crystal oscillator and chip single packaging structure based on multilayer concave embedded substrate

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6258629B1 (en) * 1999-08-09 2001-07-10 Amkor Technology, Inc. Electronic device package and leadframe and method for making the package
KR20020033887A (en) * 2000-10-30 2002-05-08 마이클 디. 오브라이언 Lead frame structure for manufacturing semiconductor package
KR20020065737A (en) * 2001-02-07 2002-08-14 주식회사 칩팩코리아 Structure of lead frame for fabricating semiconductor package
CN1512574A (en) * 2002-12-26 2004-07-14 ��ʽ���������Ƽ� Semiconductor device and its producing method
CN201417768Y (en) * 2009-06-09 2010-03-03 铜陵丰山三佳微电子有限公司 Lead frame for semi-conductor integrated circuit
CN201725791U (en) * 2009-12-25 2011-01-26 无锡华润安盛科技有限公司 Lead frame of small outline integrated circuit package structure and package device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6258629B1 (en) * 1999-08-09 2001-07-10 Amkor Technology, Inc. Electronic device package and leadframe and method for making the package
KR20020033887A (en) * 2000-10-30 2002-05-08 마이클 디. 오브라이언 Lead frame structure for manufacturing semiconductor package
KR20020065737A (en) * 2001-02-07 2002-08-14 주식회사 칩팩코리아 Structure of lead frame for fabricating semiconductor package
CN1512574A (en) * 2002-12-26 2004-07-14 ��ʽ���������Ƽ� Semiconductor device and its producing method
CN201417768Y (en) * 2009-06-09 2010-03-03 铜陵丰山三佳微电子有限公司 Lead frame for semi-conductor integrated circuit
CN201725791U (en) * 2009-12-25 2011-01-26 无锡华润安盛科技有限公司 Lead frame of small outline integrated circuit package structure and package device

Also Published As

Publication number Publication date
CN103137593A (en) 2013-06-05

Similar Documents

Publication Publication Date Title
US9583455B2 (en) Semiconductor device
JP4580730B2 (en) Offset junction type multi-chip semiconductor device
TWI531016B (en) Semiconductor device and manufacturing method thereof
US20110073921A1 (en) Semiconductor device and manufacturing method of the same
JP2006318996A (en) Lead frame and resin sealed semiconductor device
JP2000323623A (en) Semiconductor device
JP4146290B2 (en) Semiconductor device
JP2000294715A (en) Semiconductor device and manufacture thereof
JP2007027526A (en) Dual-face electrode package and its manufacturing method
WO2013079011A1 (en) Lead frame for encapsulating integrated circuit and corresponding encapsulation device
WO2017067346A1 (en) Stacked flip chip packaging structure and manufacturing method therefor
JP4767277B2 (en) Lead frame and resin-encapsulated semiconductor device
US20180374780A1 (en) Process for manufacturing a flip chip semiconductor package and a corresponding flip chip package
JP5205173B2 (en) Semiconductor device and manufacturing method thereof
JP3020481B1 (en) Multi-chip semiconductor package structure and its manufacturing method
JP3968321B2 (en) Semiconductor device and manufacturing method thereof
KR100220244B1 (en) Stack package using solder bump
JP4780136B2 (en) Manufacturing method of semiconductor device
JP5857883B2 (en) Mold package manufacturing method
JP2011210936A (en) Method of manufacturing semiconductor device, and semiconductor device
JP2005311099A (en) Semiconductor device and its manufacturing method
JP2009231322A (en) Manufacturing method of semiconductor device
JPH06209071A (en) Resin sealed type semiconductor device and its manufacture
US8648452B2 (en) Resin molded semiconductor device and manufacturing method thereof
US7348660B2 (en) Semiconductor package based on lead-on-chip architecture, the fabrication thereof and a leadframe for implementing in a semiconductor package

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12853483

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12853483

Country of ref document: EP

Kind code of ref document: A1