WO2012119401A1 - Procédé et dispositif de test d'une séquence de synchronisation de signaux - Google Patents

Procédé et dispositif de test d'une séquence de synchronisation de signaux Download PDF

Info

Publication number
WO2012119401A1
WO2012119401A1 PCT/CN2011/078632 CN2011078632W WO2012119401A1 WO 2012119401 A1 WO2012119401 A1 WO 2012119401A1 CN 2011078632 W CN2011078632 W CN 2011078632W WO 2012119401 A1 WO2012119401 A1 WO 2012119401A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
port
output
module
control module
Prior art date
Application number
PCT/CN2011/078632
Other languages
English (en)
Chinese (zh)
Inventor
豆全亮
王有
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Priority to PCT/CN2011/078632 priority Critical patent/WO2012119401A1/fr
Priority to CN201180001484.6A priority patent/CN102439465B/zh
Publication of WO2012119401A1 publication Critical patent/WO2012119401A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails

Definitions

  • the present invention relates to the field of testing technologies, and in particular, to a method and apparatus for testing signal timing.
  • Appropriate signal timing is a prerequisite for ensuring normal operation of the hardware. If the signal timing does not meet the requirements of the device, it will inevitably lead to abnormal hardware operation.
  • the setup time and hold time in the signal timing are important parameters of the signal timing test. As shown in Figure 9, for a device that uses the rising edge of the clock, the time from the active level of the measured signal to the rising edge of the clock signal is the settling time of the measured signal; the rising edge of the clock signal The time between the effective level cutoff point of the measured signal is the hold time.
  • the signal timing test method usually uses the two channels of the oscilloscope to simultaneously test the measured signal and the clock signal, and measures the phase difference between the measured signal and the clock signal, thereby obtaining the signal setup time and the hold time.
  • the oscilloscope test has a large workload and a long test time. Especially in some special environments, such as high temperature test, it is very difficult and inaccurate to manually test the signal timing using an oscilloscope, which leads to low hardware development efficiency and impossible signal timing test. .
  • a signal timing test method and device does not require an oscilloscope, and realizes automatic test of signal timing, and has high accuracy, thereby providing work efficiency of signal timing test and reducing hardware development cost.
  • Embodiments of the present invention provide a method for testing signal timing, including:
  • the control module controls the output high level when the signal to be tested is at the rising edge; when the clock signal is at the rising edge, the control module controls the output low level; or
  • test signal is subjected to falling edge sampling, when the signal to be tested is at the rising edge, the control module controls the output high level; when the clock signal is at the falling edge, the control module controls the output low level;
  • the enabling module When the control module outputs a high level, the enabling module outputs a predetermined signal; when the control module outputs a low level, stopping outputting the predetermined signal; the frequency of the predetermined signal is N times of the clock signal, and N is positive Integer
  • the number of rising edges of the predetermined signal continuously output by the statistic enabling module is determined, and the settling time and the holding time of the timing of the signal to be tested are determined according to the counted number of rising edges of the predetermined signal.
  • Embodiments of the present invention provide a signal timing testing apparatus, including:
  • a control module configured to: if the test signal is subjected to rising edge sampling, when the signal to be tested is at a rising edge, the control output is high; when the clock signal is at a rising edge, the control outputs a low level; or, if used to treat When the test signal is sampled on the falling edge, the control output is high when the signal to be tested is at the rising edge; the output is low when the clock signal is at the falling edge; the enable module is used when the control module outputs a high level The enable module outputs a predetermined signal; when the control module outputs a low level, stopping outputting of the predetermined signal; the frequency of the predetermined signal is N times of the clock signal, and N is a positive integer;
  • the timing acquisition module is configured to count the number of rising edges of the predetermined signal continuously output by the enabling module, and determine the setup time and the hold time of the signal timing to be tested according to the counted number of rising edges of the predetermined signal.
  • the embodiment of the invention realizes the automatic test of the signal timing through the control module, the buffer module and the timing acquisition module, and has high accuracy, thereby improving the working efficiency of the signal timing test and reducing the hardware development cost.
  • FIG. 1 is a schematic flowchart diagram of a method for testing signal timing according to an embodiment of the present invention
  • FIG. 2 is a schematic structural diagram of a device for testing signal timing according to an embodiment of the present invention
  • FIG. 3 is a schematic diagram of a circuit structure of a control module 21 in a signal timing test apparatus according to an embodiment of the present invention
  • FIG. 4 is still another circuit structure of a control module 21 in a signal timing test apparatus according to an embodiment of the present invention
  • FIG. 5 is a schematic structural diagram of a phase-locked loop frequency multiplying circuit for obtaining an input signal of a buffer module 22 by using a clock signal in a signal timing testing apparatus according to an embodiment of the present invention
  • FIG. 6 is a schematic diagram of a circuit structure of a counting sub-module 231 in a signal timing testing apparatus according to an embodiment of the present invention
  • FIG. 7 is a latching of a counting sub-module 231 in a signal timing testing apparatus according to an embodiment of the present invention
  • FIG. 8 is a clock signal CLK, an input signal Hclk, and test signals data0, Q 0 according to an embodiment of the present invention.
  • FIG. 9 is a schematic diagram showing the setup time and the hold time of the signal timing when the rising edge sampling is used in the prior art. Mode for carrying out the invention
  • the present invention provides a test method for signal timing, as shown in FIG. 1, including:
  • control module controls the output high level when the signal to be tested is at the rising edge; when the clock signal is at the rising edge, the control module controls the output low level; or
  • the control module controls the output high level when the signal to be tested is at the rising edge; when the clock signal is at the falling edge, the control module controls the output low level.
  • the enabling module When the control module outputs a high level, the enabling module outputs a predetermined signal; when the control module outputs a low level, stopping outputting the predetermined signal; the frequency of the predetermined signal is N times of the clock signal, N Is a positive integer.
  • the predetermined signal is obtained by the phase locked loop frequency multiplying circuit of the clock signal.
  • the steps 11 and 12 are specifically implemented to enable the module to output a predetermined signal while the signal to be tested is on the rising edge to the rising edge of the clock signal when the rising edge of the signal to be tested is performed; when the falling edge of the signal to be tested is performed At the time of sampling, the enable module outputs a predetermined signal while the signal to be tested is at the rising edge until the clock signal is at the falling edge.
  • the settling time of the signal to be tested is ⁇ c//
  • the holding time is (1 - "- ji.
  • the embodiment of the present invention provides a signal timing testing device, as shown in FIG. 2, including:
  • the control module 21 is configured to: if the signal to be tested is subjected to rising edge sampling, when the signal to be tested is at a rising edge, the control outputs a high level; when the clock signal is at a rising edge, the control outputs a low level; or, if The falling edge of the test signal is sampled. Then, when the signal to be tested is on the rising edge, the control output is high; when the clock signal is on the falling edge, the control output is low. Further, if the test signal is subjected to rising edge sampling, the control module 21 includes a one-shot and a D flip-flop as shown in FIG.
  • the beta port is the output of the control module.
  • the ⁇ port of the D flip-flop when the CLR port of the D flip-flop is high, the ⁇ port of the D flip-flop outputs the signal to be tested input by the C1 port, and when the CLR port of the D flip-flop is low (only the one-shot of the monoflop)
  • the clock signal input to the port port has a rising edge and the port of the monoflop triggers a low level, that is, the CLR port of the D flip-flop is low level
  • the signal to be tested input by the C1 port of the D flip-flop is High level or low level
  • the ⁇ port of the D flip-flop always outputs low level.
  • the beta port of the D flip-flop can output a high level only when the beta port of the D flip-flop outputs the signal to be tested input by the C1 port and the signal to be tested is high. Therefore, only when the rising edge of the signal to be tested occurs and the clock signal is at the rising edge, the output of the control module outputs a high level, thereby triggering the enabling module 22.
  • the control module 21 includes an inverter, a monostable flip-flop and a D flip-flop as shown in FIG. 4.
  • the input end of the inverter is connected to the clock signal CLK, and the output terminal and the single
  • the ⁇ port of the steady state flip-flop is connected, the R and C ports are input with the power supply voltage VCC, the port is connected to the ground GND, and the port is connected to the CLR port of the D flip-flop;
  • the test signal is input from the CI port of the D flip-flop, the D flip-flop
  • the D port and the SET port input the power supply voltage, and the ⁇ port of the D flip-flop is the output end of the control module.
  • the ⁇ port of the D flip-flop when the CLR port of the D flip-flop is high, the ⁇ port of the D flip-flop outputs the signal to be tested input by the C1 port, and when the CLR port of the D flip-flop is low (only the clock of the inverter input) The signal is on the falling edge, the rising edge of the signal input from the ⁇ port of the monoflop, the port of the monoflop triggers the low level, that is, the CLR port of the D flip flop is low), regardless of the D trigger. Whether the signal to be tested input by the C1 port of the device is high level or low level, the ⁇ port of the D flip-flop always outputs a low level.
  • the ⁇ port of the D flip-flop can output a high level only when the ⁇ port of the D flip-flop outputs the signal to be tested input from the C1 port and the signal to be tested is high. Therefore, the output of the control module will be triggered only when the rising edge of the signal to be tested and the falling edge of the clock signal are at a high level, thereby enabling the triggering of the enabling module 22.
  • the enabling module 22 is configured to: when the control module 21 outputs a high level, the enabling module outputs a predetermined signal; when the control module 21 outputs a low level, the output of the predetermined signal is stopped; the frequency of the predetermined signal is the clock The signal is multiplied by ,, and ⁇ is a positive integer.
  • the enable port of the enable module 22 is connected to the output port of the control module 21, and when the control module 21 outputs a high level, the enable module 22 outputs a predetermined signal, and when the control module 21 outputs a low level, the enable module 22 The output of the predetermined signal is stopped, so that when the control module 21 outputs a high level, it is the setup time period in the signal timing of the signal to be tested.
  • the predetermined signal HCLK outputted in the enabling module 22 is obtained by a phase-locked loop frequency multiplying circuit.
  • the specific phase-locked loop frequency multiplying circuit is shown in FIG. 5, and the clock signal CLK is passed through the low-pass filtering from the phase detector input. After the device outputs a voltage signal, the voltage signal reaches the final stable state under the control of the voltage controlled oscillator and the 1/ ⁇ frequency divider, that is, the frequency of the HCLK is exactly N times the frequency of the clock signal CLK.
  • the timing acquisition module 23 is configured to count the number of rising edges of the predetermined signal continuously output by the enabling module 22, and determine the setup time and the hold time of the signal timing to be tested according to the counted number of rising edges of the predetermined signal.
  • the timing acquisition module 23 includes a counting submodule 231 and an operation submodule 232.
  • the counting sub-module 231 is configured to count the number of rising edges of the predetermined signal continuously output by the enabling module 22.
  • the counting submodule 231 may include (n+1) bit counters composed of (n+1) T flip-flops as shown in FIG. 6, and n is a positive integer, n The specific number can be determined based on the number of rising edges estimated in advance.
  • the counting sub-module 231 is used to increase the output of the (n+1)-bit counter connected in parallel when the predetermined signal output from the enabling module 22 is at the rising edge.
  • the counting sub-module 231 may further include a latch circuit and a parallel-serial conversion circuit as shown in FIG. 7, wherein 0, AI, ...
  • D flip-flops which constitute a data latch circuit, at the clock
  • the output of the (n+1)-bit counter connected in parallel is latched.
  • the clock signal is synchronized with the clock signal in the control module.
  • Select one selector 0, 51... B n , D flip-flop C0, CI... C « and D flip-flops D1 and D2 form a parallel-to-serial conversion circuit.
  • the output of D1 makes 0, 51... ⁇ "output Q 0 , Q x ...
  • Cn will continuously output H serial data SDA under the driving of the clock signal line SCL, which is the number of rising edges of the predetermined signal. If the test signal is sampled on the rising edge, the principle is the same, only the output of the parallel (n+1)-bit counter is latched when the falling edge of the clock signal occurs, and the clock signal is also synchronized with the clock signal in the control module.
  • the operation sub-module 232 is configured to determine a setup time and a hold time of the timing of the signal to be tested according to the number of rising edges of the predetermined signal counted by the counting sub-module 231.
  • the counting sub-module 231 counts that the number of rising edges of the predetermined signal continuously output by the enabling module is m, and the period of the clock signal is 1 UI, the setup time of the signal to be tested is, and the holding time is (1 -) UI.
  • N 10
  • n 3
  • the period of the clock signal is taken as an example, the clock signal CLK, the predetermined signal Hclk output by the enabling module, and the signals to be tested data0, ⁇ .
  • the waveforms of , , , and ft are shown in Fig. 8. From the figure, ⁇ is known.
  • the number of rising edges of the predetermined signal recorded by Q, Q, and 0 3 is 0110, which is 6, so the test signal is established.
  • the control module controls whether a high level is output during a rising edge of the signal to be tested until the rising edge of the clock signal, or when the falling edge of the signal to be tested is sampled,
  • the control module controls to output a high level when the rising edge of the signal to be tested reaches a falling edge of the clock signal; and enables the output frequency of the module to be N times of the clock signal under the enable driving of the high level output of the control module, timing
  • the acquisition module determines the setup time and the hold time in the timing of the test signal by obtaining the number of rising edges of the signal whose frequency is N times the clock signal and the period of the clock signal.
  • the above embodiment can realize automatic test of the timing and is accurate. High degree of efficiency improves the efficiency of signal timing testing and reduces hardware development costs.
  • the test device for the above signal timing can be integrated inside the chip for automatic test of signal timing, for example, integrated synchronous random access memory SDRAM.
  • each module included is only divided according to functional logic, but it is not It is to be limited to the above-mentioned division as long as the corresponding functions can be realized; in addition, the specific names of the respective functional modules are only for the purpose of facilitating mutual differentiation, and are not intended to limit the scope of protection of the present invention.
  • the storage medium may be a read only memory, a magnetic disk or an optical disk or the like.

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

L'invention concerne un procédé et un dispositif de test d'une séquence de synchronisation de signaux, et se rapporte au domaine technique des essais. Dans la présente invention, si un échantillonnage à bord montant est effectué sur un signal à tester, et lorsque le signal à tester est à un bord montant, alors un module de commande ordonne l'émission d'un niveau élevé et un module d'activation émet un signal prédéterminé. Lorsqu'un signal d'horloge est à un bord montant, le module de commande ordonne l'émission d'un niveau bas et le module d'activation arrête l'émission du signal prédéterminé. Si un échantillonnage sur bord descendant est effectué sur le signal à tester, et lorsque le signal à tester est à un bord montant, alors le module de commande ordonne l'émission d'un niveau élevé et le module d'activation émet un signal prédéterminé. Lorsqu'un signal d'horloge est à un bord descendant, le module de commande ordonne l'émission d'un niveau bas et le module d'activation arrête l'émission. Le nombre de bords montants du signal prédéterminé successivement émis par le module d'activation est compté, et le temps d'établissement et le temps de rétention de la séquence de synchronisation du signal à tester sont déterminés en fonction du nombre compté de bords montants du signal prédéterminé. Le test automatique de la séquence de synchronisation de signaux se fait avec une grande précision, ce qui améliore l'efficacité fonctionnelle du test de la séquence de synchronisation de signaux et réduit les coûts de développement de matériel.
PCT/CN2011/078632 2011-08-19 2011-08-19 Procédé et dispositif de test d'une séquence de synchronisation de signaux WO2012119401A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/CN2011/078632 WO2012119401A1 (fr) 2011-08-19 2011-08-19 Procédé et dispositif de test d'une séquence de synchronisation de signaux
CN201180001484.6A CN102439465B (zh) 2011-08-19 2011-08-19 一种信号时序的测试方法及装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2011/078632 WO2012119401A1 (fr) 2011-08-19 2011-08-19 Procédé et dispositif de test d'une séquence de synchronisation de signaux

Publications (1)

Publication Number Publication Date
WO2012119401A1 true WO2012119401A1 (fr) 2012-09-13

Family

ID=45986230

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2011/078632 WO2012119401A1 (fr) 2011-08-19 2011-08-19 Procédé et dispositif de test d'une séquence de synchronisation de signaux

Country Status (2)

Country Link
CN (1) CN102439465B (fr)
WO (1) WO2012119401A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210030425A (ko) * 2018-09-30 2021-03-17 광동 오포 모바일 텔레커뮤니케이션즈 코포레이션 리미티드 어댑터의 시간 매개 변수의 테스트 방법 및 시스템, 컴퓨터 저장 매체

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105759195A (zh) * 2016-02-24 2016-07-13 复旦大学 基于精细调相的建立保持时间测试系统和方法
CN107561432A (zh) * 2017-07-27 2018-01-09 中国船舶重工集团公司第七二四研究所 一种基于奇偶校验的时序信号故障检测方法
CN112526326B (zh) * 2020-11-24 2022-08-19 海光信息技术股份有限公司 时序测试方法、系统、装置及存储介质

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6622107B1 (en) * 2000-08-25 2003-09-16 Nptest Llc Edge placement and jitter measurement for electronic elements
CN1713155A (zh) * 2004-06-22 2005-12-28 上海环达计算机科技有限公司 Pci测试卡及其测试方法
CN101771400A (zh) * 2008-12-29 2010-07-07 台湾积体电路制造股份有限公司 用于连续单元中建立/保持表征的方法和系统

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1547360A (en) * 1975-12-01 1979-06-13 Gen Electric Co Ltd Apparatus for indicating the sequence of alternating current signals
JPS5926072A (ja) * 1982-08-04 1984-02-10 Nec Corp 高精度位相差計測装置
CN101551418B (zh) * 2008-04-02 2011-04-13 贵州航天凯山石油仪器有限公司 一种利用d触发器检测两路方波输入信号相位差的方法
JP5666813B2 (ja) * 2010-03-15 2015-02-12 株式会社テセック 時間幅測定装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6622107B1 (en) * 2000-08-25 2003-09-16 Nptest Llc Edge placement and jitter measurement for electronic elements
CN1713155A (zh) * 2004-06-22 2005-12-28 上海环达计算机科技有限公司 Pci测试卡及其测试方法
CN101771400A (zh) * 2008-12-29 2010-07-07 台湾积体电路制造股份有限公司 用于连续单元中建立/保持表征的方法和系统

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210030425A (ko) * 2018-09-30 2021-03-17 광동 오포 모바일 텔레커뮤니케이션즈 코포레이션 리미티드 어댑터의 시간 매개 변수의 테스트 방법 및 시스템, 컴퓨터 저장 매체
JP2021533654A (ja) * 2018-09-30 2021-12-02 オッポ広東移動通信有限公司Guangdong Oppo Mobile Telecommunications Corp., Ltd. 指令時間のテスト方法及びシステム、並びにコンピュータ記憶媒体
JP7223835B2 (ja) 2018-09-30 2023-02-16 オッポ広東移動通信有限公司 指令時間のテスト方法及びシステム、並びにコンピュータ記憶媒体
US11614484B2 (en) 2018-09-30 2023-03-28 Guangdong Oppo Mobile Telecommunications Corp., Ltd. Method and system for testing time parameters of adaptor
KR102557374B1 (ko) * 2018-09-30 2023-07-20 광동 오포 모바일 텔레커뮤니케이션즈 코포레이션 리미티드 어댑터의 시간 매개 변수의 테스트 방법 및 시스템, 컴퓨터 저장 매체

Also Published As

Publication number Publication date
CN102439465A (zh) 2012-05-02
CN102439465B (zh) 2013-11-06

Similar Documents

Publication Publication Date Title
US7574632B2 (en) Strobe technique for time stamping a digital signal
TWI373621B (en) Device for jitter measurement and method thereof
KR20070051329A (ko) 위상 변이된 주기파형을 사용한 타임 측정
CN107665033B (zh) 一种具有复位去毛刺功能的数字逻辑电路模块
WO2012119401A1 (fr) Procédé et dispositif de test d'une séquence de synchronisation de signaux
CN107562163B (zh) 一种具有稳定复位控制的数字逻辑电路
US7876873B2 (en) Asynchronous ping-pong counter and thereof method
KR20110082549A (ko) 저전력 비동기식 카운터 및 방법
CN103558753B (zh) 一种高分辨率时钟检测方法和装置
CN107025092A (zh) 一种基于latch 结构真随机数发生器的随机数提取方法
US8522089B2 (en) Method of testing asynchronous modules in semiconductor device
CN102967819B (zh) 高速测试电路与方法
CN110955179B (zh) 一种基于pci总线的双通道共享时钟触发调延装置
US8334716B1 (en) Digital phase detection circuit and method
CN107565936B (zh) 一种输入时钟稳定电路的逻辑实现装置
CN103675383B (zh) 一种量测波形的电路
US9768762B2 (en) Integrated circuit and method of testing
US20110234282A1 (en) Method And Circuit For Testing And Characterizing High Speed Signals Using An ON-Chip Oscilloscope
US10156603B1 (en) Apparatus for adding jitters to the edges of a pulse sequence
CN216595393U (zh) 时间延迟测试装置
JP3349943B2 (ja) 半導体装置
CN106385253B (zh) 基于参数处理模块和锁相环级联的数字时间转换系统
US9389635B2 (en) Selectable phase or cycle jitter detector
JP7214855B2 (ja) メタステーブル状態検出装置及び方法、ａｄｃ回路
US6172544B1 (en) Timing signal generation circuit for semiconductor test system

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201180001484.6

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11860641

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11860641

Country of ref document: EP

Kind code of ref document: A1