WO2012115043A1 - パターン形成方法及び半導体装置の製造方法 - Google Patents
パターン形成方法及び半導体装置の製造方法 Download PDFInfo
- Publication number
- WO2012115043A1 WO2012115043A1 PCT/JP2012/053986 JP2012053986W WO2012115043A1 WO 2012115043 A1 WO2012115043 A1 WO 2012115043A1 JP 2012053986 W JP2012053986 W JP 2012053986W WO 2012115043 A1 WO2012115043 A1 WO 2012115043A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- film
- pattern
- silicon nitride
- wafer
- nitride film
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 70
- 239000004065 semiconductor Substances 0.000 title claims description 13
- 238000004519 manufacturing process Methods 0.000 title claims description 6
- 238000012545 processing Methods 0.000 claims abstract description 146
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 118
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 117
- 239000000758 substrate Substances 0.000 claims abstract description 50
- 238000005530 etching Methods 0.000 claims abstract description 42
- 239000007789 gas Substances 0.000 claims description 170
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 29
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 18
- 229910000077 silane Inorganic materials 0.000 claims description 18
- 238000005259 measurement Methods 0.000 claims description 7
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 125000004433 nitrogen atom Chemical group N* 0.000 claims description 4
- 238000009966 trimming Methods 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 188
- 238000012546 transfer Methods 0.000 description 102
- 230000005284 excitation Effects 0.000 description 46
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 34
- 229910052814 silicon oxide Inorganic materials 0.000 description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 21
- 229910052786 argon Inorganic materials 0.000 description 17
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 16
- 229910001873 dinitrogen Inorganic materials 0.000 description 15
- 230000015572 biosynthetic process Effects 0.000 description 11
- 238000010438 heat treatment Methods 0.000 description 11
- 238000004380 ashing Methods 0.000 description 10
- 238000000576 coating method Methods 0.000 description 10
- 239000002994 raw material Substances 0.000 description 10
- 239000011248 coating agent Substances 0.000 description 9
- 238000010494 dissociation reaction Methods 0.000 description 7
- 230000005593 dissociations Effects 0.000 description 7
- 230000002093 peripheral effect Effects 0.000 description 7
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 6
- QKCGXXHCELUCKW-UHFFFAOYSA-N n-[4-[4-(dinaphthalen-2-ylamino)phenyl]phenyl]-n-naphthalen-2-ylnaphthalen-2-amine Chemical compound C1=CC=CC2=CC(N(C=3C=CC(=CC=3)C=3C=CC(=CC=3)N(C=3C=C4C=CC=CC4=CC=3)C=3C=C4C=CC=CC4=CC=3)C3=CC4=CC=CC=C4C=C3)=CC=C21 QKCGXXHCELUCKW-UHFFFAOYSA-N 0.000 description 6
- 238000001039 wet etching Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 230000018109 developmental process Effects 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 238000005108 dry cleaning Methods 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 2
- 238000009616 inductively coupled plasma Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- BSYNRYMUTXBXSQ-UHFFFAOYSA-N Aspirin Chemical compound CC(=O)OC1=CC=CC=C1C(O)=O BSYNRYMUTXBXSQ-UHFFFAOYSA-N 0.000 description 1
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 239000003566 sealing material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67161—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
- H01L21/67178—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers vertical arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67184—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the presence of more than one transfer chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/6719—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the processing chambers, e.g. modular processing chambers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
Definitions
- the present invention relates to a pattern forming method for forming a predetermined pattern on a film to be processed on a substrate and a method for manufacturing a semiconductor device.
- a resist coating process for forming a resist film by applying a resist solution on a semiconductor wafer for example, a resist coating process for forming a resist film by applying a resist solution on a semiconductor wafer (hereinafter referred to as “wafer”), an exposure process for exposing a predetermined pattern on the resist film, A photolithography process for sequentially performing a development process for developing the exposed resist film is performed to form a predetermined resist pattern on the wafer. Then, using the resist pattern as a mask, an etching process is performed on the film to be processed on the wafer, and then a resist film removing process is performed to form a predetermined pattern on the film to be processed.
- the pattern of the film to be processed in order to further increase the integration density of the semiconductor device, in recent years, the pattern of the film to be processed has been required to be miniaturized. For this reason, for example, the wavelength of light used for exposure processing has been shortened, but due to technical and cost limitations, a pattern of a fine film to be processed, for example, on the order of several nanometers is formed. Is in a difficult situation.
- an SWT (Side Wall Transfer) method which is one of so-called double patterning, which uses a silicon oxide film (SiO 2 film) or the like as a sacrificial film and forms masks on both side wall portions of the resist pattern. It has been proposed to use.
- a film to be processed is patterned at a finer pitch than a resist pattern formed on a wafer by first performing a photolithography process. That is, in this method, first, a silicon oxide film is formed on the resist pattern under a temperature environment of, for example, about 300 ° C. or less, and the silicon oxide film is etched so that the silicon oxide film remains only on the side wall of the resist pattern. To do.
- the resist pattern is removed, and a silicon oxide film pattern is formed on the film to be processed of the wafer.
- the film to be processed is etched to form a fine pattern of the film to be processed on the wafer (Patent Document 1).
- the film stress of the silicon oxide film increases (for example, several hundred PMa). Then, when the silicon oxide film is etched so that the silicon oxide film remains only on the side walls of the resist pattern, the resist pattern may be deformed by the film stress of the silicon oxide film. Further, when the resist pattern is subsequently removed, the silicon oxide film may be broken without being able to maintain a predetermined shape. Therefore, the silicon oxide film cannot be formed in a predetermined pattern, and a fine pattern of the film to be processed cannot be formed on the wafer.
- the resist pattern since the resist pattern is made of an organic material, the resist pattern may be damaged when the temperature of the wafer reaches a high temperature of about 100 ° C. or higher.
- the resist pattern since the silicon oxide film is formed on the resist pattern under a temperature environment of about 300 ° C. or less, for example, the resist pattern may be damaged. As a result, the silicon oxide film cannot be formed in a predetermined pattern.
- the silicon oxide film when used as a mask when etching the film to be processed, the silicon oxide film cannot be used as the film to be processed, and the selectivity with respect to a film other than the silicon oxide film is often low. . Therefore, in this case, the film used as the film to be processed is limited.
- the present invention has been made in view of this point, and appropriately forms a mask for etching a film to be processed on a substrate in a predetermined pattern in a low temperature environment where the temperature of the substrate is 100 ° C. or lower. With the goal.
- the present invention provides a pattern forming method for forming a predetermined pattern that serves as a mask when etching a film to be processed on a substrate, and a pattern of an organic film on the film to be processed on the substrate.
- Forming an organic film pattern forming a silicon nitride film on the organic film pattern, and then leaving the silicon nitride film only on the sidewall of the organic film pattern.
- Etching the silicon nitride film, removing the pattern of the organic film, and forming the predetermined pattern of the silicon nitride film on the processing target film of the substrate In the film forming step, in a state where the temperature of the substrate is maintained at 100 ° C. or lower, a processing gas is excited to generate plasma, and plasma processing using the plasma is performed.
- the silicon nitride film is formed in a state where the temperature of the substrate is maintained at a low temperature of 100 ° C. or lower, so that the organic film pattern can be prevented from being damaged.
- the silicon nitride film has a low stress of 100 MPa or less, the organic film pattern is not deformed in the silicon nitride film pattern forming step, and the silicon nitride film is a predetermined film even after the organic film pattern is removed. The shape can be maintained. Therefore, the silicon nitride film that serves as a mask when etching the film to be processed on the substrate can be appropriately formed in a predetermined pattern.
- the silicon nitride film has a higher selectivity than the processing target film compared to the conventional silicon oxide film. Therefore, when a silicon nitride film is used as a mask, the application range of the film to be processed that can be etched is wide.
- a method for manufacturing a semiconductor device wherein an organic film pattern forming step of forming an organic film pattern on a substrate film to be processed, and then the substrate temperature is maintained at 100 ° C.
- Forming a silicon nitride film having a film stress of 100 MPa or less on the pattern of the organic film by generating plasma by exciting a processing gas in the state and performing plasma treatment with the plasma; and thereafter
- the silicon nitride film is etched so that the silicon nitride film remains only on the sidewalls of the organic film pattern, and then the organic film pattern is removed, and the silicon nitride film on the film to be processed is removed.
- a silicon nitride film pattern forming step for forming a predetermined pattern, and performing a pattern forming method to form a pattern of the silicon nitride film on the processing target film of the substrate After forming the, by etching the target film on the substrate a pattern of the silicon nitride film as a mask, to produce a semiconductor device.
- a mask for etching a film to be processed on a substrate can be appropriately formed in a predetermined pattern in a low temperature environment where the temperature of the substrate is 100 ° C. or lower.
- 6 is a graph showing the relationship between the supply flow rate of hydrogen gas and the film stress of a silicon nitride film when the plasma film forming method according to the present embodiment is used. 6 is a graph showing the relationship between the microwave power and the film stress of the silicon nitride film when the plasma film forming method according to the present embodiment is used. It is explanatory drawing which showed typically the state of the wafer in each process of the wafer processing concerning other embodiment, (a) shows a mode that the resist pattern was formed, (b) is the resist pattern trimmed The antireflection film is etched, (c) shows the silicon nitride film formed, and (d) shows the silicon nitride film pattern formed. It is a top view which shows the outline of a structure of the 2nd process part concerning other embodiment. It is explanatory drawing which shows a mode that the pattern of the to-be-processed film was formed on the wafer.
- FIG. 1 is a plan view schematically showing the configuration of a substrate processing system 1 for carrying out the pattern forming method according to the present embodiment. Note that a film to be processed, such as a polysilicon film, is formed in advance on a wafer W as a substrate to be processed by the substrate processing system 1 of the present embodiment, as will be described later.
- the substrate processing system 1 includes a first processing unit 11 and a second processing unit 12 that perform predetermined processing on the wafer W as shown in FIG.
- a photolithography process is performed on the wafer W to form a resist pattern on the wafer W.
- a silicon nitride film (SiN film) pattern is formed on the processing target film of the wafer W.
- the first processing section 11 has a coating and developing treatment apparatus 20 and an exposure apparatus 21 as shown in FIG.
- the coating and developing apparatus 20 includes, for example, a cassette station 30 in which a cassette C containing a plurality of wafers W is carried in and out, and a plurality of various types that perform predetermined processing in a single-wafer type during photolithography processing.
- a processing station 31 including a processing apparatus and an interface station 32 that transfers the wafer W between the exposure apparatus 21 adjacent to the processing station 31 are integrally connected.
- the cassette station 30 is provided with a cassette mounting table 40.
- the cassette mounting table 40 is provided with a plurality of, for example, four cassette mounting portions 41.
- the cassette mounting portions 41 are provided in a line in the horizontal X direction (vertical direction in FIG. 2).
- the cassette C can be placed on these cassette placement portions 41 when the cassette C is carried in and out of the coating and developing treatment apparatus 20.
- the cassette station 30 is provided with a wafer transfer device 51 that is movable on a transfer path 50 extending in the X direction.
- the wafer transfer device 51 is also movable in the vertical direction and the vertical axis direction ( ⁇ direction), and includes a cassette C on each cassette mounting portion 41 and a delivery device for a third block G3 of the processing station 31 described later.
- the wafer W can be transferred between the two.
- the processing station 31 is provided with a plurality of, for example, four blocks G1, G2, G3, and G4 having various devices.
- the first block G1 is provided on the front side of the processing station 31 (X direction negative direction side in FIG. 2), and the second side is provided on the back side of the processing station 31 (X direction positive direction side in FIG. 2).
- Block G2 is provided.
- a third block G3 is provided on the cassette station 30 side (Y direction negative direction side in FIG. 2) of the processing station 31, and the processing station 31 interface station 32 side (Y direction positive direction side in FIG. 2). Is provided with a fourth block G4.
- a plurality of liquid processing apparatuses such as a developing apparatus 60 for developing the wafer W, and an antireflection film forming an antireflection film under the resist film of the wafer W are formed.
- the apparatus 61 and resist coating apparatuses 62 and 63 for forming a resist film by applying a resist solution to the wafer W are stacked in four stages in order from the bottom.
- each of the devices 60 to 63 in the first block G1 has a plurality of cups F that accommodate the wafers W in the horizontal direction during processing, and can process the plurality of wafers W in parallel.
- a heat treatment apparatus 70 for performing heat treatment of the wafer W, an adhesion apparatus 71 for hydrophobizing the wafer W, and a peripheral exposure apparatus 72 for exposing the outer periphery of the wafer W are provided. They are arranged side by side in the vertical and horizontal directions.
- the heat treatment apparatus 70 includes a hot plate for placing and heating the wafer W and a cooling plate for placing and cooling the wafer W, and can perform both heat treatment and cooling treatment.
- the number and arrangement of the heat treatment apparatus 70, the adhesion apparatus 71, and the peripheral exposure apparatus 72 can be arbitrarily selected.
- a plurality of delivery devices 80, 81, 82, 83, 84, 85, 86 are provided in order from the bottom.
- the fourth block G4 is provided with a plurality of delivery devices 90, 91, 92 in order from the bottom.
- a wafer transfer area D is formed in an area surrounded by the first block G1 to the fourth block G4.
- a wafer transfer apparatus 100 is disposed.
- the wafer transfer apparatus 100 has, for example, a transfer arm that is movable in the Y direction, the X direction, the ⁇ direction, and the vertical direction.
- the wafer transfer apparatus 100 moves in the wafer transfer area D and transfers the wafer W to a predetermined apparatus in the surrounding first block G1, second block G2, third block G3, and fourth block G4. it can.
- a plurality of wafer transfer apparatuses 100 are arranged in the vertical direction, and can transfer the wafer W to a predetermined apparatus having the same height of each of the blocks G1 to G4, for example.
- a shuttle transfer device 110 that transfers the wafer W linearly between the third block G3 and the fourth block G4 is provided.
- the shuttle transport device 110 is linearly movable in the Y direction, for example.
- the shuttle transfer device 110 moves in the Y direction while supporting the wafer W, and can transfer the wafer W between the transfer device 82 of the third block G3 and the transfer device 92 of the fourth block G4.
- a wafer transfer device 120 is provided next to the third block G3 on the positive side in the X direction.
- the wafer transfer device 120 has a transfer arm that is movable in the X direction, the ⁇ direction, and the vertical direction, for example.
- the wafer transfer device 120 can move up and down while supporting the wafer W, and can transfer the wafer W to each delivery device in the third block G3.
- a wafer transfer device 130 and a delivery device 131 are provided in the interface station 32.
- the wafer transfer device 130 has a transfer arm that is movable in the Y direction, ⁇ direction, and vertical direction, for example.
- the wafer transfer device 130 can support the wafer W on the transfer arm and transfer the wafer W to each transfer device and transfer device 131 in the fourth block G4.
- the second processing unit 12 includes a cassette station 200 that loads and unloads the wafer W with respect to the second processing unit 12, a common transfer unit 201 that transfers the wafer W, and a predetermined load on the wafer W.
- An etching apparatus 202, a plasma film forming apparatus 203, an etching apparatus 204, and an ashing apparatus 205 that perform processing are included.
- the cassette station 200 has a transfer chamber 211 in which a wafer transfer mechanism 210 for transferring the wafer W is provided.
- the wafer transfer mechanism 210 has two transfer arms 210a and 210b that hold the wafer W substantially horizontally, and is configured to transfer the wafer W while holding it by either of the transfer arms 210a and 210b.
- a cassette mounting table 212 on which a cassette C capable of accommodating a plurality of wafers W arranged side by side is mounted on the side of the transfer chamber 211. In the illustrated example, a plurality of, for example, three cassettes C can be mounted on the cassette mounting table 212.
- the transfer chamber 211 and the common transfer unit 201 are connected to each other via two load lock devices 213a and 213b that can be evacuated.
- the common transfer unit 201 includes a transfer chamber chamber 214 having a sealable structure formed to have a substantially polygonal shape (hexagonal shape in the illustrated example) when viewed from above, for example.
- a wafer transfer mechanism 215 that transfers the wafer W is provided in the transfer chamber 214.
- the wafer transfer mechanism 215 has two transfer arms 215a and 215b that hold the wafer W substantially horizontally, and is configured to transfer the wafer W while holding it by either of the transfer arms 215a and 215b. .
- An etching apparatus 202, a plasma film forming apparatus 203, an etching apparatus 204, an ashing apparatus 205, and load lock apparatuses 213 b and 213 a are arranged outside the transfer chamber chamber 214 so as to surround the periphery of the transfer chamber chamber 214.
- the etching apparatus 202, the plasma film forming apparatus 203, the etching apparatus 204, the ashing apparatus 205, and the load lock apparatuses 213 b and 213 a are arranged in this order in the clockwise direction in plan view, and the six side surfaces of the transfer chamber chamber 214 Are arranged so as to face each other.
- the configuration of the plasma film forming apparatus 203 will be described in detail later. Further, as the etching apparatuses 202 and 204 and the ashing apparatus 205 which are other processing apparatuses, general apparatuses may be used, and description of the configuration is omitted.
- the plasma film forming apparatus 203 of this embodiment is a CVD (Chemical Vapor Deposition) apparatus that generates plasma using an RLSA (radial line slot antenna).
- CVD Chemical Vapor Deposition
- the plasma film forming apparatus 203 includes, for example, a bottomed cylindrical processing container 230 having an open top surface.
- the processing container 230 is made of, for example, an aluminum alloy.
- the processing container 230 is grounded.
- a mounting table 231 for mounting a wafer W, for example, is provided at a substantially central portion of the bottom of the processing container 230.
- an electrode plate 232 is incorporated in the mounting table 231, and the electrode plate 232 is connected to a DC power source 233 provided outside the processing container 230.
- the DC power source 233 can generate electrostatic force on the surface of the mounting table 231 to electrostatically attract the wafer W onto the mounting table 231.
- the electrode plate 232 may be connected to, for example, a bias high frequency power source (not shown).
- a dielectric window 241 is provided in the upper opening of the processing container 230 via a sealing material 240 such as an O-ring for ensuring airtightness, for example.
- the inside of the processing container 230 is closed by the dielectric window 241.
- a radial line slot antenna 242 that supplies microwaves for plasma generation is provided on the top of the dielectric window 241.
- alumina Al 2 O 3
- the dielectric window 241 is resistant to nitrogen trifluoride (NF 3 ) gas used in dry cleaning.
- NF 3 nitrogen trifluoride
- the surface of alumina of the dielectric window 241 may be coated with yttria (Y 2 O 3 ).
- the radial line slot antenna 242 includes a substantially cylindrical antenna body 250 having an open bottom surface.
- a disc-shaped slot plate 251 in which a large number of slots are formed is provided in the opening on the lower surface of the antenna body 250.
- a dielectric plate 252 made of a low-loss dielectric material is provided on the upper portion of the slot plate 251 in the antenna body 250.
- a coaxial waveguide 254 leading to the microwave oscillation device 253 is connected to the upper surface of the antenna body 250.
- the microwave oscillating device 253 is installed outside the processing container 230 and can oscillate microwaves of a predetermined frequency, for example, 2.45 GHz, with respect to the radial line slot antenna 242.
- the microwave oscillated from the microwave oscillating device 253 is propagated in the radial line slot antenna 242, compressed by the dielectric plate 252 and shortened in wavelength, and then circularly polarized by the slot plate 251. And radiated from the dielectric window 241 into the processing container 230.
- a substantially flat source gas supply structure 260 is provided between the mounting table 231 and the radial line slot antenna 242 in the processing container 230.
- the source gas supply structure 260 is formed in a circular shape whose outer shape is at least larger than the diameter of the wafer W when viewed from above.
- the inside of the processing vessel 230 is partitioned into a plasma generation region R1 on the radial line slot antenna 242 side and a source gas dissociation region R2 on the mounting table 231 side.
- alumina is used for the source gas supply structure 260.
- the source gas supply structure 260 is resistant to nitrogen trifluoride gas used in dry cleaning.
- the alumina surface of the raw material gas supply structure 260 may be coated with yttria.
- the raw material gas supply structure 260 is constituted by a continuous raw material gas supply pipe 261 arranged in a substantially lattice pattern on the same plane as shown in FIG.
- the source gas supply pipe 261 has a rectangular longitudinal section when viewed from the axial direction.
- a large number of openings 262 are formed in the gaps between the source gas supply pipes 261.
- the plasma and radicals generated in the plasma generation region R1 on the upper side of the source gas supply structure 260 can pass through the opening 262 and enter the source gas dissociation region R2 on the mounting table 231 side.
- a large number of source gas supply ports 263 are formed on the lower surface of the source gas supply pipe 261 of the source gas supply structure 260 as shown in FIG. These source gas supply ports 263 are equally arranged in the surface of the source gas supply structure 260.
- a gas pipe 265 that communicates with a source gas supply source 264 installed outside the processing container 230 is connected to the source gas supply pipe 261.
- a source gas supply source 264 for example, silane (SiH 4 ) gas and hydrogen (H 2 ) gas are individually enclosed as source gases.
- the gas pipe 265 is provided with a valve 266 and a mass flow controller 267.
- a predetermined flow rate of silane gas and hydrogen gas are respectively introduced into the source gas supply pipe 261 from the source gas supply source 264 through the gas pipe 265. And these silane gas and hydrogen gas are supplied toward each lower raw material gas dissociation area
- FIG. 1 a predetermined flow rate of silane gas and hydrogen gas are respectively introduced into the source gas supply pipe 261 from the source gas supply source 264 through the gas pipe 265. And these silane gas and hydrogen gas are supplied toward each lower raw material gas dissociation area
- a first plasma excitation gas supply port 270 is formed on the inner peripheral surface of the processing vessel 230 covering the outer peripheral surface of the plasma generation region R1 to supply a plasma excitation gas serving as a plasma raw material.
- the first plasma excitation gas supply ports 270 are formed at a plurality of locations along the inner peripheral surface of the processing vessel 230, for example.
- the first plasma excitation gas supply port 270 passes through, for example, the side wall of the processing container 230 and communicates with the first plasma excitation gas supply source 271 installed outside the processing container 230.
- a working gas supply pipe 272 is connected.
- the first plasma excitation gas supply pipe 272 is provided with a valve 273 and a mass flow controller 274.
- a plasma excitation gas having a predetermined flow rate can be supplied from the side into the plasma generation region R1 in the processing container 230.
- argon (Ar) gas is sealed in the first plasma excitation gas supply source 271 as the plasma excitation gas.
- a substantially flat plasma excitation gas supply structure 280 having the same configuration as that of the source gas supply structure 260 is stacked on the upper surface of the source gas supply structure 260.
- the plasma excitation gas supply structure 280 includes second plasma excitation gas supply tubes 281 arranged in a lattice pattern.
- alumina is used for the plasma excitation gas supply structure 280.
- the plasma excitation gas supply structure 280 is resistant to nitrogen trifluoride gas used in dry cleaning.
- the alumina surface of the plasma excitation gas supply structure 280 may be coated with yttria.
- a plurality of second plasma excitation gas supply ports 282 are formed on the upper surface of the second plasma excitation gas supply pipe 281 as shown in FIG.
- the plurality of second plasma excitation gas supply ports 282 are evenly arranged in the surface of the plasma excitation gas supply structure 280.
- this plasma excitation gas is, for example, argon gas.
- nitrogen (N 2 ) gas that is a source gas is also supplied from the plasma excitation gas supply structure 280 to the plasma generation region R1.
- Openings 283 are formed in the gaps between the lattice-shaped second plasma excitation gas supply pipes 281, and the plasma and radicals generated in the plasma generation region R 1 are exchanged with the plasma excitation gas supply structure 280. It can enter the lower source gas dissociation region R2 through the source gas supply structure 260.
- the second plasma excitation gas supply pipe 281 is connected to a gas pipe 285 that communicates with a second plasma excitation gas supply source 284 installed outside the processing vessel 230.
- a second plasma excitation gas supply source 284 for example, argon gas, which is a plasma excitation gas, and nitrogen gas, which is a source gas, are individually sealed.
- the gas pipe 285 is provided with a valve 286 and a mass flow controller 287. With this configuration, it is possible to supply nitrogen gas and argon gas at a predetermined flow rate from the second plasma excitation gas supply port 282 to the plasma generation region R1.
- the source gas and the plasma excitation gas described above constitute the processing gas of the present invention.
- An exhaust port 290 for exhausting the atmosphere in the processing container 230 is provided on both sides of the mounting table 231 at the bottom of the processing container 230.
- An exhaust pipe 292 that communicates with an exhaust device 291 such as a turbo molecular pump is connected to the exhaust port 290.
- the above substrate processing system 1 is provided with a control device 300 as shown in FIG.
- the control device 300 is a computer, for example, and has a program storage unit (not shown).
- the program storage unit stores a program for executing wafer processing in the substrate processing system 1.
- This program is recorded in a computer-readable storage medium such as a computer-readable hard disk (HD), flexible disk (FD), compact disk (CD), magnetic optical desk (MO), memory card, or the like. Or installed in the control device 300 from the storage medium.
- a computer-readable storage medium such as a computer-readable hard disk (HD), flexible disk (FD), compact disk (CD), magnetic optical desk (MO), memory card, or the like.
- FIG. 9 is a flowchart showing the main steps of wafer processing.
- FIG. 10 schematically shows the state of the wafer W in each step of wafer processing.
- a film to be processed 400 is formed in advance on the wafer W to be processed by the substrate processing system 1.
- the processing target film 400 is, for example, a polysilicon film.
- the wafer W is transferred to the coating and developing treatment apparatus 20 of the first processing unit 11.
- the coating and developing treatment apparatus 20 one wafer W is taken out from the cassette C on the cassette mounting table 40 by the wafer transfer device 51 and transferred to, for example, the transfer device 83 in the third block G 3 of the processing station 31.
- the wafer W is transferred to the heat treatment apparatus 70 of the second block G2 by the wafer transfer apparatus 100, and the temperature is adjusted. Thereafter, the wafer W is transferred to the antireflection film forming apparatus 61 of the first block G1 by the wafer transfer apparatus 100, and an antireflection film 401 is formed on the wafer W as shown in FIG. Thereafter, the wafer W is transferred to the heat treatment apparatus 70 in the second block G2, heated, temperature-controlled, and then returned to the delivery apparatus 83 in the third block G3.
- the wafer W is transferred by the wafer transfer device 120 to the delivery device 84 of the same third block G3. Thereafter, the wafer W is transferred to the adhesion device 71 of the second block G2 by the wafer transfer device 100 and subjected to an adhesion process.
- the wafer W is transported to the resist coating device 62 by the wafer transport device 100, and a resist solution is coated on the rotating wafer W to form a resist film on the wafer W. Thereafter, the wafer W is transferred to the heat treatment apparatus 70 by the wafer transfer apparatus 100 and pre-baked. Thereafter, the wafer W is transferred to the transfer device 85 of the third block G3 by the wafer transfer device 100.
- the wafer W is transferred to the peripheral exposure apparatus 72 by the wafer transfer apparatus 100, and the outer peripheral portion of the wafer W is subjected to exposure processing. Thereafter, the wafer W is transferred by the wafer transfer device 100 to the delivery device 86 of the third block G3.
- the wafer W is transferred to the transfer device 82 by the wafer transfer device 120 and transferred to the transfer device 92 of the fourth block G4 by the shuttle transfer device 110.
- the wafer W is transferred to the exposure apparatus 21 by the wafer transfer apparatus 130 of the interface station 32 and subjected to exposure processing.
- the wafer W is transferred from the exposure apparatus 21 to the delivery apparatus 90 of the fourth block G4 by the wafer transfer apparatus 130. Thereafter, the wafer W is transferred by the wafer transfer apparatus 100 to the heat treatment apparatus 70 of the second block G2, and is subjected to post-exposure baking. Thereafter, the wafer W is transferred to the developing device 60 by the wafer transfer device 100 and developed. After the development is completed, the wafer W is transferred to the heat treatment apparatus 70 by the wafer transfer apparatus 100 and subjected to post-bake processing.
- the wafer W is transferred to the delivery device 80 of the third block G3 by the wafer transfer device 100, and then transferred to the cassette C of the predetermined cassette mounting portion 41 by the wafer transfer device 51 of the cassette station 30.
- a series of photolithography steps is completed.
- a resist pattern 402 is formed on the wafer W (step S1 in FIG. 9).
- the cassette C containing the wafer W is unloaded from the coating and developing treatment apparatus 20 and then transferred to the second processing unit 12.
- one wafer W is taken out from the cassette C on the cassette mounting table 212 by the wafer transfer mechanism 210 and transferred into the load lock device 213a.
- the inside of the load lock device 213a is sealed and decompressed.
- the inside of the load lock device 213a and the inside of the transfer chamber chamber 214 in a state where the pressure is reduced with respect to the atmospheric pressure (for example, a substantially vacuum state) are communicated.
- the wafer W is transferred from the load lock device 213 a by the wafer transfer mechanism 215 and transferred into the transfer chamber 214.
- the wafer W transferred into the transfer chamber 214 is then transferred to the etching apparatus 202 by the wafer transfer mechanism 215.
- the etching apparatus 202 as shown in FIG. 10B, the resist pattern 402 on the wafer W is trimmed to reduce the line width (step S2 in FIG. 9).
- the antireflection film 401 on the wafer W is etched using the resist pattern 402 trimmed at the same time as a mask.
- a pattern 403 of the antireflection film 401 (hereinafter, sometimes referred to as “antireflection film pattern 403”) is formed on the processing target film 400 (step S3 in FIG. 9).
- the trimming of the resist pattern 402 and the etching of the antireflection film 401 can be performed by plasma etching using, for example, oxygen plasma.
- the resist pattern 402 and the antireflection film pattern 403 constitute the organic film pattern of the present invention.
- a silicon nitride film 404 is formed on the resist pattern 402 as shown in FIG. 10C by, eg, CVD (step S4 in FIG. 9).
- CVD step S4 in FIG. 9
- the wafer W is returned into the transfer chamber 214 by the wafer transfer mechanism 215 and then transferred to the etching apparatus 204.
- the silicon nitride film 404 is etched so that the silicon nitride film 404 remains only on the side walls of the resist pattern 402 and the antireflection film pattern 403 (see FIG. 10).
- Step S5 This etching is performed by, for example, CF-based gas such as CF 4 , C 4 F 8 , CHF 3 , CH 3 F, and CH 2 F 2 , a mixed gas such as Ar gas, or oxygen if necessary in this mixed gas. Is performed using a gas to which is added.
- the wafer W is returned into the transfer chamber 214 by the wafer transfer mechanism 215 and then transferred to the ashing device 205.
- the ashing device 205 removes the resist pattern 402 and the antireflection film pattern 403 as shown in FIG. 14D by ashing using oxygen plasma or the like, for example.
- a pattern 405 of the silicon nitride film 404 (hereinafter sometimes referred to as “silicon nitride film pattern 405”) is formed on the processing target film 400 (step S6 in FIG. 9).
- the wafer W is returned into the transfer chamber chamber 214 by the wafer transfer mechanism 215, and subsequently transferred into the load lock chamber 213b. Thereafter, the wafer W is stored in a predetermined cassette C by the wafer transfer mechanism 210. Thereafter, the cassette C containing the wafers W is unloaded from the second processing unit 12 and a series of wafer processing is completed.
- the supply flow rate of the argon gas supplied from the first plasma excitation gas supply port 270 and the argon gas supplied from the second plasma excitation gas supply port 282 are changed.
- the supply flow rate is adjusted so that the concentration of the argon gas supplied into the plasma generation region R1 is uniform.
- the exhaust device 291 is operated, and an appropriate air supply is supplied from each of the plasma excitation gas supply ports 270 and 282 in a state where an air flow similar to that during actual film formation is formed in the processing container 230.
- Argon gas set at a flow rate is supplied.
- a film is actually formed on the test wafer, and it is inspected whether or not the film formation is performed uniformly within the wafer surface.
- the argon gas concentration in the plasma generation region R1 is uniform, film formation in the wafer surface is performed uniformly.
- the setting of the supply flow rate of each argon gas is changed, and film formation is again performed on the test wafer.
- the supply flow rates from the plasma excitation gas supply ports 270 and 282 are set so that film formation is performed uniformly on the wafer surface and the concentration of argon gas in the plasma generation region R1 is uniform.
- the film formation process of the wafer W in the plasma film formation apparatus 203 is started.
- the wafer W is transferred into the processing container 230 and sucked and held on the mounting table 231.
- the temperature of the wafer W is maintained at 100 ° C. or lower, for example, 50 ° C. to 100 ° C.
- the exhaust device 291 starts exhausting the processing container 230, the pressure in the processing container 230 is reduced to a predetermined pressure, for example, 20 Pa to 40 Pa, and the state is maintained.
- the pressure in the processing vessel 230 was lower than 20 Pa, the energy of ions becomes large, and there is a possibility that the silicon nitride film cannot be properly formed on the wafer W. I understood that. For this reason, the pressure in the processing container 230 was maintained at 20 Pa to 40 Pa as described above.
- argon gas is supplied from the side first plasma excitation gas supply port 270 into the plasma generation region R1, and the second plasma excitation gas supply port below is supplied. Nitrogen gas and argon gas are supplied from 282. At this time, the concentration of argon gas in the plasma generation region R1 is uniformly maintained in the plasma generation region R1. Nitrogen gas is supplied at a flow rate of, for example, 64 sccm. From the radial line slot antenna 242, for example, a microwave with a power of 2.5 kW to 3.0 kW is radiated at a frequency of 2.45 GHz toward the plasma generation region R1 immediately below.
- the argon gas is turned into plasma in the plasma generation region R1, and the nitrogen gas is radicalized (or ionized).
- the microwave traveling downward is reflected by the plasma excitation gas supply structure 280 and remains in the plasma generation region R1.
- high-density plasma is generated in the plasma generation region R1.
- Plasma and radicals generated in the plasma generation region R1 pass through the plasma excitation gas supply structure 280 and the raw material gas supply structure 260 and enter the lower raw material gas dissociation region R2.
- Silane gas and hydrogen gas are supplied from the source gas supply ports 263 of the source gas supply structure 260 to the source gas dissociation region R2.
- the silane gas is supplied at a flow rate of 18 sccm, for example, and the hydrogen gas is supplied at a flow rate of 21 sccm, for example.
- the hydrogen gas supply flow rate is set in accordance with the film characteristics of the silicon nitride film 404 as will be described later.
- Silane gas and hydrogen gas are dissociated by plasma particles entering from above.
- the silicon nitride film 404 is deposited on the wafer W by these radicals and the radicals of nitrogen gas supplied from the plasma generation region R1.
- the microwave emission and the supply of the processing gas are stopped. Thereafter, the wafer W is unloaded from the processing container 230 and a series of plasma film forming processes is completed. Thus, a low stress silicon nitride film 404 of 100 MPa or less is formed on the wafer W.
- FIG. 11 shows how the wet etching rate of the silicon nitride film 404 with respect to hydrofluoric acid changes when the supply flow rate of the hydrogen gas in the processing gas is changed using the plasma film formation method of the above embodiment. ing.
- the supply flow rate of silane gas was 18 sccm
- the supply flow rate of hydrogen gas was 21 sccm.
- the temperature of the wafer W was 100 ° C. during the plasma film forming process.
- the wet etching rate of the silicon nitride film 404 with respect to hydrofluoric acid is reduced by further adding hydrogen gas to the processing gas containing silane gas and nitrogen gas. Therefore, the density of the silicon nitride film 404 is improved by the hydrogen gas in the processing gas, and the film quality of the silicon nitride film 404 is improved. Also, the step coverage of the silicon nitride film 404 is improved. Furthermore, it has been found that the refractive index of the silicon nitride film 404 is improved to, for example, 2.0 ⁇ 0.1.
- the wet etching rate of the silicon nitride film 404 with respect to hydrofluoric acid decreases. Therefore, by controlling the supply flow rate of hydrogen gas, the wet etching rate of the silicon nitride film 404 can be controlled, and the film characteristics of the silicon nitride film 404 can be controlled.
- FIG. 12 shows how the film stress of the silicon nitride film 404 changes when the supply flow rate of hydrogen gas in the processing gas is varied using the plasma film formation method of the above embodiment.
- the supply flow rate of silane gas was 18 sccm
- the supply flow rate of hydrogen gas was 21 sccm.
- the temperature of the wafer W was 100 ° C. during the plasma film forming process.
- the film stress of the silicon nitride film 404 changes to the minus side (compression side) by further adding hydrogen gas to the processing gas containing silane gas and nitrogen gas.
- the film stress of the silicon nitride film 404 decreases. Therefore, by controlling the supply flow rate of hydrogen gas, the film stress of the silicon nitride film 404 can be controlled to 100 MPa or less, and the film characteristics of the silicon nitride film 404 can be controlled.
- the lower limit value of the film stress of the silicon nitride film 404 is not particularly limited, and the film stress may be greater than 0 MPa and 100 MPa or less.
- the silicon nitride film 404 is formed in the state where the temperature of the wafer W is maintained at a low temperature of 100 ° C. or lower in step S4, the resist pattern 402 and the antireflection film are formed.
- the pattern 403 can be prevented from being damaged.
- the silicon nitride film 404 has a low stress of 100 MPa or less, the resist pattern 402 and the antireflection film pattern 403 are not deformed in step S5.
- the silicon nitride film 404 maintains a predetermined shape even after the resist pattern 402 and the antireflection film pattern 403 are removed in step S6. Therefore, the silicon nitride film 404 serving as a mask for etching the processing target film 400 on the wafer W can be appropriately formed in a predetermined pattern.
- the film characteristics such as the wet etching rate and film stress of the silicon nitride film 404 can be controlled by controlling the supply flow rate of the hydrogen gas.
- plasma is generated using microwaves radiated from the radial line slot antenna 242.
- the processing gas contains silane gas, nitrogen gas, and hydrogen gas, for example, as shown in FIG. 13, the power of the microwave and the film stress of the silicon nitride film 404 are approximately proportional I found out that there was a relationship. Therefore, according to the present embodiment, the film stress of the silicon nitride film 404 can also be controlled by controlling the microwave power.
- the silicon nitride film 404 is formed in a batch manner using an ALD (Atomic Layer Deposition) method.
- ALD atomic layer Deposition
- the plasma film forming apparatus 203 is disposed in the second processing unit 12 of the substrate processing system 1, and the plasma film forming apparatus 203 uses a CVD method to form a single wafer. Film processing is performed. Therefore, according to the present embodiment, the throughput of wafer processing can be improved.
- silane gas and hydrogen gas are supplied from the source gas supply structure 260, and nitrogen gas and argon gas are supplied from the plasma excitation gas supply structure 280.
- the gas may be supplied from a plasma excitation gas supply structure 280.
- the hydrogen gas may be supplied from both the source gas supply structure 260 and the plasma excitation gas supply structure 280.
- the film characteristics of the silicon nitride film 404 can be controlled by controlling the supply flow rate of the hydrogen gas as described above.
- the film stress of the silicon nitride film 404 when the film stress of the silicon nitride film 404 is controlled, the supply flow rate of the hydrogen gas in the processing gas is controlled.
- the method of controlling the film stress is not limited to this embodiment.
- the film stress of the silicon nitride film 404 can be controlled, for example, by controlling the ratio between the supply flow rate of silane gas and the supply flow rate of nitrogen gas.
- the processing gas contains nitrogen gas, but it is not limited to this as long as it has nitrogen atoms.
- the processing gas may contain ammonia (NH 3 ) gas.
- the plasma is generated by the microwave from the radial line slot antenna 242, but the generation of the plasma is not limited to this embodiment.
- the plasma for example, CCP (capacitively coupled plasma), ICP (inductively coupled plasma), ECRP (electron cyclotron resonance plasma), HWP (helicon wave excited plasma) or the like may be used.
- CCP capacively coupled plasma
- ICP inductively coupled plasma
- ECRP electrotron cyclotron resonance plasma
- HWP helicon wave excited plasma
- the silicon nitride film 404 is formed in a low temperature environment where the temperature of the wafer W is 100 ° C. or lower, it is preferable to use high-density plasma.
- the silicon nitride film 404 is used as a mask when the film to be processed 400 is etched.
- a silicon oxynitride film SiON film
- oxygen gas is also added to the processing gas in addition to the silane gas, nitrogen gas, and hydrogen gas described above.
- a polysilicon film is used as the film to be processed 400.
- an amorphous silicon film, a silicon oxide film (SiO 2 film), a TEOS film, or the like is used as the film to be processed 400.
- the silicon nitride film 404 has a higher selection ratio with respect to the film to be processed 400 than a conventionally used silicon oxide film. Therefore, when the silicon nitride film 404 is used as a mask, the applicable range of the film to be processed 400 that can be etched is widened.
- the resist pattern 402 and the antireflection film pattern 403 are removed in step S6.
- the resist pattern 402 may be removed after step S3. That is, after forming the resist pattern 402 on the wafer W as shown in FIG. 14A (step S1 in FIG. 9), the resist pattern 402 is trimmed (step S2 in FIG. 9), and the antireflection film 401 is formed. Etching is performed (step S3 in FIG. 9). 14B, the resist pattern 402 is removed, and an antireflection film pattern 403 as an organic film pattern is formed on the processing target film 400 of the wafer W. Then, after forming a silicon nitride film 404 on the antireflection film pattern 403 as shown in FIG.
- step S4 in FIG. 9 the silicon film 404 is etched as shown in FIG. Then (step S5 in FIG. 9), the antireflection film pattern 403 is removed (step S6 in FIG. 9). Also in this embodiment, the silicon nitride film pattern 405 can be appropriately formed on the processing target film 400. Since these steps S1 to S6 are the same as those in the above embodiment, detailed description thereof is omitted.
- the dimension of the silicon nitride film pattern 405 may be measured after step S6.
- the dimension measuring device 500 is arranged in the second processing unit 12.
- the dimension measuring device 500 is disposed, for example, outside the transfer chamber 214 of the common transfer unit 201, and is next to the ashing device 205 in the clockwise direction in plan view.
- the second processing unit 12 is also provided with an etching apparatus 510 to be described later.
- positioning of the dimension measuring apparatus 500 is not limited to this Embodiment, The dimension measuring apparatus 500 can be arrange
- the dimension measuring device 500 may be disposed adjacent to the transfer chamber 211. In such a case, the dimension measuring apparatus 500 measures the dimension of the silicon nitride film pattern 405 in the air atmosphere.
- the dimension of the silicon nitride film pattern 405 is measured using, for example, a scatterometry method.
- the scatterometry method matches the light intensity distribution in the wafer surface detected by irradiating the silicon nitride film pattern 405 on the wafer W to be measured with the virtual light intensity distribution stored in advance.
- the size of the virtual silicon nitride film pattern to which the light intensity distribution is matched is estimated as the actual size of the silicon nitride film pattern 405.
- the dimension of the silicon nitride film pattern 405 for example, the line width of the silicon nitride film pattern 405 is measured, but other dimensions such as the height of the silicon nitride film pattern 405 are measured. Also good.
- the wafer W on which the silicon nitride film pattern 405 is formed in step S6 is transferred to the dimension measuring apparatus 500 by the wafer transfer mechanism 215.
- the line width of the silicon nitride film pattern 405 is measured by the scatterometry method described above.
- the measurement result of the dimension measuring device 500 is output to the control device 300, for example.
- the processing conditions of the film forming process in the plasma film forming apparatus 203 are corrected based on the measurement result. To do. Specifically, for example, the supply flow rate of nitrogen gas, the temperature of the wafer W during processing, the pressure in the processing container 230, and the like are corrected. Thus, the processing conditions of the plasma film forming apparatus 203 are feedback-controlled, and the subsequent wafer W is processed under the corrected processing conditions. Therefore, a silicon nitride film pattern 405 having a predetermined line width can be formed on the wafer W. In addition, the yield of a semiconductor device that is a product can be improved.
- the processing conditions of the plasma film forming apparatus 203 are corrected based on the measurement result of the dimension of the silicon nitride film pattern 405 in the dimension measuring apparatus 500, but the other etching apparatuses 202 and 204 are corrected.
- the processing conditions of each processing device in the ashing device 205 and the first processing unit 11 may be corrected.
- the dimension of the silicon nitride film pattern 405 is measured by the dimension measuring apparatus 500.
- the dimension of the prevention film pattern 403 may be measured.
- the line width of the resist pattern 402 is measured as the dimension of the resist pattern 402, but other dimensions such as the height of the resist pattern 402 may be measured.
- the control device 300 corrects the processing conditions of each processing device in the etching device 202 and the first processing unit 11 based on the measurement result. Even in such a case, since these processing conditions are feedback-controlled, the subsequent wafer W can be appropriately processed under the corrected processing conditions.
- the method for measuring the resist pattern 402 in the dimension measuring apparatus 500 is the same as the method for measuring the dimension of the silicon nitride film pattern 405 in the above embodiment, and thus the description thereof is omitted.
- the target film 400 is etched using the silicon nitride film pattern 405 as a mask.
- the etching of the processing target film 400 is performed by an etching apparatus 510 as shown in FIG. 15, for example.
- the etching apparatus 510 is disposed in the second processing unit 12 of the substrate processing system 1, for example.
- the etching apparatus 510 is disposed, for example, outside the transfer chamber 214 of the common transfer unit 201 and is next to the dimension measuring apparatus 500 in the clockwise direction in plan view.
- a general apparatus may be used as the etching apparatus 510, and the description of the configuration is omitted.
- the wafer W on which the silicon nitride film pattern 405 is formed in step S6 is transferred to the etching apparatus 510 by the wafer transfer mechanism 215.
- the film to be processed 400 is etched using the silicon nitride film pattern 405 as a mask, and the pattern 520 of the film to be processed 400 (hereinafter referred to as "processed film pattern 520") is formed on the wafer W as shown in FIG. Is formed).
- This etching is performed using, for example, HBr gas.
- the semiconductor device is manufactured.
- the film pattern to be processed 520 can also be appropriately formed on the wafer W. Therefore, the yield of the semiconductor device can be improved.
- the etching apparatus 510 is disposed in the substrate processing system 1, but may be disposed outside the substrate processing system 1.
- the present invention is not limited to such examples. It is obvious for those skilled in the art that various changes or modifications can be conceived within the scope of the idea described in the claims, and these naturally belong to the technical scope of the present invention. It is understood.
- the present invention is not limited to this example and can take various forms.
- the present invention can also be applied to a case where the substrate is another substrate such as a glass substrate for FPD (flat panel display) other than a semiconductor wafer, a mask reticle for a photomask, or the like.
- FPD flat panel display
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
11 第1の処理部
12 第2の処理部
20 塗布現像処理装置
21 露光装置
202 エッチング装置
203 プラズマ成膜装置
204 エッチング装置
205 アッシング装置
242 ラジアルラインスロットアンテナ
260 原料ガス供給構造体
263 原料ガス供給口
270 第1のプラズマ励起用ガス供給口
280 プラズマ励起用ガス供給構造体
282 第2のプラズマ励起用ガス供給口
290 排気口
300 制御装置
400 被処理膜
401 反射防止膜
402 レジストパターン
403 反射防止膜パターン
404 シリコン窒化膜
405 シリコン窒化膜パターン
500 寸法測定装置
510 エッチング装置
520 被処理膜のパターン
R1 プラズマ生成領域
R2 原料ガス解離領域
W ウェハ
Claims (10)
- 基板上の被処理膜をエッチングする際のマスクとなる所定のパターンを形成するパターン形成方法であって、
基板の被処理膜上に有機膜のパターンを形成する有機膜パターン形成工程と、
その後、前記有機膜のパターン上にシリコン窒化膜を成膜する成膜工程と、
その後、前記シリコン窒化膜が前記有機膜のパターンの側壁部にのみ残るように当該シリコン窒化膜をエッチングした後、前記有機膜のパターンを除去し、基板の被処理膜上に前記シリコン窒化膜の前記所定のパターンを形成するシリコン窒化膜パターン形成工程と、を有し、
前記成膜工程は、
基板の温度を100℃以下に維持した状態で、処理ガスを励起させてプラズマを生成し、当該プラズマによるプラズマ処理を行って、100MPa以下の膜ストレスを有するシリコン窒化膜を形成する。 - 請求項1に記載のパターン形成方法であって、
前記処理ガスは、シランガス、窒素原子を有するガス及び水素ガスを含み、
前記成膜工程では、前記水素ガスの供給流量を制御して、前記シリコン窒化膜の膜ストレスを制御する。 - 請求項1に記載のパターン形成方法であって、
前記処理ガスは、シランガス、及び窒素原子を有するガスを含み、
前記成膜工程では、前記シランガスの供給流量と前記窒素原子を有するガスの供給流量との比率を制御して、前記シリコン窒化膜の膜ストレスを制御する。 - 請求項1に記載のパターン形成方法であって、
前記成膜工程において、処理雰囲気は20Pa~40Paに維持されている。 - 請求項1に記載のパターン形成方法であって、
前記成膜工程において、前記プラズマは、マイクロ波によって前記処理ガスが励起されて生成される。 - 請求項1に記載のパターン形成方法であって、
前記シリコン窒化膜パターン形成工程後、前記シリコン窒化膜のパターンの寸法を測定し、当該測定結果に基づいて、前記成膜工程の処理条件を補正する。 - 請求項1に記載のパターン形成方法であって、
前記有機膜パターン形成工程後、前記有機膜のパターンの寸法を測定し、当該測定結果に基づいて、前記有機膜パターン形成工程の処理条件を補正する。 - 請求項1に記載のパターン形成方法であって、
前記有機膜パターン形成工程において、
基板にフォトリソグラフィー処理を行い、当該基板の被処理膜上にレジストパターンを形成し、
その後、前記レジストパターンをトリミングすると共に、当該レジストパターンの下層の反射防止膜をエッチングし、前記有機膜のパターンとして前記レジストパターン及び前記反射防止膜のパターンを形成する。 - 請求項1に記載のパターン形成方法であって、
前記有機パターン形成工程において、
基板にフォトリソグラフィー処理を行い、当該基板の被処理膜上にレジストパターンを形成し、
その後、前記レジストパターンをトリミングすると共に、当該レジストパターンの下層の反射防止膜をエッチングし、
その後、前記レジストパターンを除去し、前記有機膜のパターンとして前記反射防止膜のパターンを形成する。 - 半導体装置の製造方法であって、
基板の被処理膜上に有機膜のパターンを形成する有機膜パターン形成工程と、
その後、基板の温度を100℃以下に維持した状態で、処理ガスを励起させてプラズマを生成し、当該プラズマによるプラズマ処理を行って、前記有機膜のパターン上に100MPa以下の膜ストレスを有するシリコン窒化膜を成膜する成膜工程と、
その後、前記シリコン窒化膜が前記有機膜のパターンの側壁部にのみ残るように当該シリコン窒化膜をエッチングした後、前記有機膜のパターンを除去し、基板の被処理膜上に前記シリコン窒化膜の前記所定のパターンを形成するシリコン窒化膜パターン形成工程と、を有するパターン形成方法を行って基板の被処理膜上に前記シリコン窒化膜のパターンを形成した後、
前記シリコン窒化膜のパターンをマスクとして基板上の被処理膜をエッチングして、半導体装置を製造する。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/000,643 US8809207B2 (en) | 2011-02-22 | 2012-02-20 | Pattern-forming method and method for manufacturing semiconductor device |
KR1020137022018A KR101393185B1 (ko) | 2011-02-22 | 2012-02-20 | 패턴 형성 방법 및 반도체 장치의 제조 방법 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011035594A JP5473962B2 (ja) | 2011-02-22 | 2011-02-22 | パターン形成方法及び半導体装置の製造方法 |
JP2011-035594 | 2011-02-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012115043A1 true WO2012115043A1 (ja) | 2012-08-30 |
Family
ID=46720820
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2012/053986 WO2012115043A1 (ja) | 2011-02-22 | 2012-02-20 | パターン形成方法及び半導体装置の製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8809207B2 (ja) |
JP (1) | JP5473962B2 (ja) |
KR (1) | KR101393185B1 (ja) |
TW (1) | TWI490912B (ja) |
WO (1) | WO2012115043A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108369899A (zh) * | 2015-11-20 | 2018-08-03 | 东京毅力科创株式会社 | 形成用于亚分辨率基板图案化的蚀刻掩模的方法 |
CN111261514A (zh) * | 2018-11-30 | 2020-06-09 | 东京毅力科创株式会社 | 基片处理方法 |
CN111627809A (zh) * | 2019-02-28 | 2020-09-04 | 东京毅力科创株式会社 | 基片处理方法和基片处理装置 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015106261A1 (en) * | 2014-01-13 | 2015-07-16 | Applied Materials, Inc. | Self-aligned double patterning with spatial atomic layer deposition |
JP6549765B2 (ja) * | 2014-06-16 | 2019-07-24 | 東京エレクトロン株式会社 | 処理方法 |
CN109935717B (zh) * | 2017-12-15 | 2021-05-25 | 京东方科技集团股份有限公司 | 封装结构及封装方法、电致发光器件、显示装置 |
CN112189255B (zh) * | 2018-03-20 | 2024-05-28 | 东京毅力科创株式会社 | 自对准多重图案化的方法和半导体加工方法 |
JP7071884B2 (ja) * | 2018-06-15 | 2022-05-19 | 東京エレクトロン株式会社 | エッチング方法及びプラズマ処理装置 |
JP2020150133A (ja) * | 2019-03-13 | 2020-09-17 | 東京エレクトロン株式会社 | 基板処理方法及び基板処理装置 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07169833A (ja) * | 1993-12-14 | 1995-07-04 | Nec Corp | 半導体装置及びその製造方法 |
JPH07235615A (ja) * | 1993-12-31 | 1995-09-05 | Ricoh Co Ltd | プラズマシリコン窒化膜をもつ半導体装置の製造方法 |
JP2003297830A (ja) * | 2002-04-03 | 2003-10-17 | Hitachi Kokusai Electric Inc | 半導体装置の製造方法 |
JP2005166400A (ja) * | 2003-12-02 | 2005-06-23 | Samco Inc | 表面保護膜 |
JP2008214677A (ja) * | 2007-03-01 | 2008-09-18 | Toyota Central R&D Labs Inc | バリア膜及びバリア膜の製造方法 |
JP2009246131A (ja) * | 2008-03-31 | 2009-10-22 | Tokyo Electron Ltd | 高ストレス薄膜の成膜方法及び半導体集積回路装置の製造方法 |
JP2009278039A (ja) * | 2008-05-19 | 2009-11-26 | Toshiba Corp | 半導体装置の製造方法 |
JP2010511306A (ja) * | 2006-11-29 | 2010-04-08 | マイクロン テクノロジー, インク. | 半導体デバイスのクリティカルディメンジョンを縮小する方法、及び、部分的に作製される縮小クリティカルディメンジョンを有する半導体デバイス |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2008117798A1 (ja) | 2007-03-26 | 2010-07-15 | 東京エレクトロン株式会社 | 窒化珪素膜の形成方法、不揮発性半導体メモリ装置の製造方法、不揮発性半導体メモリ装置およびプラズマ処理装置 |
JP2009088085A (ja) | 2007-09-28 | 2009-04-23 | Tokyo Electron Ltd | 半導体装置の製造方法、半導体装置の製造装置、制御プログラム及びプログラム記憶媒体 |
JP5236983B2 (ja) | 2007-09-28 | 2013-07-17 | 東京エレクトロン株式会社 | 半導体装置の製造方法、半導体装置の製造装置、制御プログラム及びプログラム記憶媒体 |
JP2011023718A (ja) * | 2009-07-15 | 2011-02-03 | Asm Japan Kk | PEALDによってSi−N結合を有するストレス調節された誘電体膜を形成する方法 |
-
2011
- 2011-02-22 JP JP2011035594A patent/JP5473962B2/ja not_active Expired - Fee Related
-
2012
- 2012-02-20 KR KR1020137022018A patent/KR101393185B1/ko active IP Right Grant
- 2012-02-20 US US14/000,643 patent/US8809207B2/en active Active
- 2012-02-20 WO PCT/JP2012/053986 patent/WO2012115043A1/ja active Application Filing
- 2012-02-21 TW TW101105563A patent/TWI490912B/zh not_active IP Right Cessation
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07169833A (ja) * | 1993-12-14 | 1995-07-04 | Nec Corp | 半導体装置及びその製造方法 |
JPH07235615A (ja) * | 1993-12-31 | 1995-09-05 | Ricoh Co Ltd | プラズマシリコン窒化膜をもつ半導体装置の製造方法 |
JP2003297830A (ja) * | 2002-04-03 | 2003-10-17 | Hitachi Kokusai Electric Inc | 半導体装置の製造方法 |
JP2005166400A (ja) * | 2003-12-02 | 2005-06-23 | Samco Inc | 表面保護膜 |
JP2010511306A (ja) * | 2006-11-29 | 2010-04-08 | マイクロン テクノロジー, インク. | 半導体デバイスのクリティカルディメンジョンを縮小する方法、及び、部分的に作製される縮小クリティカルディメンジョンを有する半導体デバイス |
JP2008214677A (ja) * | 2007-03-01 | 2008-09-18 | Toyota Central R&D Labs Inc | バリア膜及びバリア膜の製造方法 |
JP2009246131A (ja) * | 2008-03-31 | 2009-10-22 | Tokyo Electron Ltd | 高ストレス薄膜の成膜方法及び半導体集積回路装置の製造方法 |
JP2009278039A (ja) * | 2008-05-19 | 2009-11-26 | Toshiba Corp | 半導体装置の製造方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108369899A (zh) * | 2015-11-20 | 2018-08-03 | 东京毅力科创株式会社 | 形成用于亚分辨率基板图案化的蚀刻掩模的方法 |
CN108369899B (zh) * | 2015-11-20 | 2023-11-17 | 东京毅力科创株式会社 | 形成用于亚分辨率基板图案化的蚀刻掩模的方法 |
CN111261514A (zh) * | 2018-11-30 | 2020-06-09 | 东京毅力科创株式会社 | 基片处理方法 |
CN111627809A (zh) * | 2019-02-28 | 2020-09-04 | 东京毅力科创株式会社 | 基片处理方法和基片处理装置 |
CN111627809B (zh) * | 2019-02-28 | 2024-03-22 | 东京毅力科创株式会社 | 基片处理方法和基片处理装置 |
Also Published As
Publication number | Publication date |
---|---|
JP5473962B2 (ja) | 2014-04-16 |
KR101393185B1 (ko) | 2014-05-08 |
JP2012174891A (ja) | 2012-09-10 |
TW201250775A (en) | 2012-12-16 |
US20140080307A1 (en) | 2014-03-20 |
US8809207B2 (en) | 2014-08-19 |
TWI490912B (zh) | 2015-07-01 |
KR20130103627A (ko) | 2013-09-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5473962B2 (ja) | パターン形成方法及び半導体装置の製造方法 | |
US11257674B2 (en) | Eliminating yield impact of stochastics in lithography | |
JP4854317B2 (ja) | 基板処理方法 | |
JP6646978B2 (ja) | 高アスペクト比構造におけるコンタクト洗浄 | |
US7829471B2 (en) | Cluster tool and method for process integration in manufacturing of a photomask | |
US9859126B2 (en) | Method for processing target object | |
US20200381263A1 (en) | Method of processing target object | |
US9911607B2 (en) | Method of processing target object | |
US20100093179A1 (en) | Pattern forming method and semiconductor device manufacturing method | |
KR101846848B1 (ko) | 기판 처리 장치, 반도체 장치의 제조 방법 및 기록 매체 | |
US11133192B2 (en) | Workpiece processing method | |
TWI518217B (zh) | Etching method and etching device | |
US20240047223A1 (en) | Substrate processing method and substrate processing apparatus | |
JP2011176177A (ja) | 半導体デバイスの製造方法、半導体デバイスおよび基板処理装置 | |
CN109427607B (zh) | 处理被处理体的方法 | |
US10504741B2 (en) | Semiconductor manufacturing method and plasma processing apparatus | |
WO2024157943A1 (ja) | 基板処理方法及び基板処理システム | |
WO2024111454A1 (ja) | ドライ現像方法及びドライ現像装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12748882 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20137022018 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14000643 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 12748882 Country of ref document: EP Kind code of ref document: A1 |