WO2012098709A1 - Appareil de conversion de puissance - Google Patents

Appareil de conversion de puissance Download PDF

Info

Publication number
WO2012098709A1
WO2012098709A1 PCT/JP2011/065320 JP2011065320W WO2012098709A1 WO 2012098709 A1 WO2012098709 A1 WO 2012098709A1 JP 2011065320 W JP2011065320 W JP 2011065320W WO 2012098709 A1 WO2012098709 A1 WO 2012098709A1
Authority
WO
WIPO (PCT)
Prior art keywords
power converter
voltage
power
sub
converter
Prior art date
Application number
PCT/JP2011/065320
Other languages
English (en)
Japanese (ja)
Inventor
森　修
喜久夫 泉
藤井　俊行
浦壁　隆浩
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to JP2012553546A priority Critical patent/JP5490263B2/ja
Publication of WO2012098709A1 publication Critical patent/WO2012098709A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/49—Combination of the output voltage waveforms of a plurality of converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0095—Hybrid converter topologies, e.g. NPC mixed with flying capacitor, thyristor converter mixed with MMC or charge pump mixed with buck
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/487—Neutral point clamped inverters

Definitions

  • the present invention relates to a power conversion device in which an AC side is connected to a power system and performs power conversion between DC and AC.
  • a conventional power converter there is one configured by connecting in series the AC side of a single-phase sub-converter having a DC voltage smaller than the DC voltage of the main converter to the AC line of each phase of the three-phase main converter. . Then, the main converter is driven by a single gate pulse in a half circuit, and the phase voltage of the power converter is generated by the sum of the phase voltages of the converters (see, for example, Patent Document 1).
  • a conventional power conversion device includes a system voltage level drop detection unit that detects that the system voltage is equal to or lower than a predetermined voltage level, and a detection duration measurement unit that measures a detection duration of the detection unit.
  • Patent Document 1 a plurality of power converters are combined to output a voltage, thereby reducing the size and increasing the efficiency.
  • an overcurrent is generated, and an overvoltage is generated due to fluctuations in the DC voltage of the sub-converter. Therefore, it is necessary to protect the power converter.
  • Japanese Patent Application Laid-Open No. 2004-228561 describes a technique for protecting an overcurrent by stopping the operation of the power converter when an instantaneous voltage drop of the power system occurs.
  • the power conversion apparatus that links the distributed power source to the power system stops, there is a problem that the power supply-demand balance in the power system is lost.
  • the power conversion device converts AC power from the system into DC power and supplies power to the load device, there is a concern that damage due to the stop of the load device occurs. Furthermore, once the power converter is stopped and disconnected from the power system line, it takes time to start the operation of the power converter again.
  • the present invention has been made to solve the above-described problems, and is a power conversion device configured by connecting a main power converter and a sub power converter having a relatively low DC voltage in series.
  • the purpose is to continue operation with good reliability by protecting against overcurrent and overvoltage even when the instantaneous voltage drop of the power system.
  • the power conversion device has an AC side connected to the power system, performs power conversion between DC / AC, and includes a power converter and a control device.
  • the power converter includes one main power converter and a DC capacitor having a voltage lower than the DC input voltage of the main power converter, and the main power converter and the AC side are connected in series.
  • a power converter and generates a total voltage of the AC side generated voltages of the main power converter and the sub power converter on the AC side.
  • the control device causes the converter current, which is an output phase current of the power converter, to follow a command value so that the voltage of the DC capacitor of the sub power converter becomes a set voltage. And generating a gate signal to the sub power converter to control the power converter.
  • the control device detects a voltage drop of the system voltage, controls the sub power converter so as to bypass the DC capacitor, and controls the converter current by output control of only the main power converter. To control.
  • the power converter according to the present invention suppresses overvoltage by suppressing the voltage fluctuation of the DC capacitor of the sub power converter when the instantaneous voltage drop of the power system occurs, and suppresses the overcurrent by the operation of the main power converter. Can continue. For this reason, the bad influence which acts on the electric power system which is an electric power supply destination, or load equipment can be reduced, and the reliability of a power converter device improves.
  • FIG. 1 shows a power conversion apparatus according to Embodiment 1 of the present invention, more specifically, power that converts DC power from a DC power source 1 such as a solar battery into AC power and transmits power to the power system 8. It is a figure which shows the structure of a converter.
  • the inverter circuit as a power converter that is a main circuit is connected in series to a main inverter 2 as a main power converter that converts DC power of the DC power source 1 into AC power, and to each phase AC line of the main inverter 2.
  • Sub inverters 3 and 4 as sub power converters, and a smoothing filter connected to the subsequent stage of sub inverter 4 and made up of AC reactors 5 and 6 and a filter capacitor 7 are connected to power system 8 via switch 28. Be lined up. In this case, two sub-inverters 3 and 4 are connected to each other in two phases, but the illustration of each phase is omitted.
  • FIG. 2 shows the configuration of the main inverter 2 and the sub inverters 3 and 4.
  • the main inverter 2 is a three-phase three-level inverter having two DC capacitors 2a and 2b connected in series on the DC side, each of which has an IGBT or the like in which diodes are connected in antiparallel.
  • a plurality of self-extinguishing semiconductor switching elements are provided.
  • the high voltage side element MHU and the low voltage side element MLU are connected in series between the DC buses, and are connected with opposite polarities between the connection point and the connection point of the two DC capacitors 2a and 2b.
  • Two elements RF1U and RF2U are connected.
  • MHV and MLV are connected in series between the DC buses, and two elements RF1V connected in opposite polarities between the connection point and the connection point of the two DC capacitors 2a and 2b.
  • RF2V is connected.
  • MHW and MLW are connected in series between DC buses, and two elements RF1W and RF2W connected in opposite polarities are connected between the connection point and the connection point of the two DC capacitors 2a and 2b.
  • the semiconductor switching element used here may be GCT, GTO, transistor, MOSFET or the like in addition to IGBT.
  • each of the sub inverters 3 and 4 is a single-phase full-bridge circuit including four semiconductor switching elements (SHA1, SLA1, SHB1, and SLB1) and (SHA2, SLA2, SHB2, and SLB2). And DC capacitors 3a and 4a for holding a DC voltage.
  • the voltage of the DC capacitors 3a and 4a is V
  • three levels of voltage values of ⁇ V, 0, + V ⁇ are applied between the AC terminals of the sub-inverters 3 and 4 depending on the on / off combination of the semiconductor switching elements. can do.
  • the sub-inverters 3 and 4 are connected in series in a two-stage configuration to increase the number of output voltage levels and output a voltage with less harmonics. Three or more multistage configurations may be used.
  • the output voltage of the sub-inverters 3 and 4 of each phase is superimposed on the output voltage of each phase of the main inverter 2, and the smoothing filter 5 To 7 through the power system 8.
  • the switch 28 performs a shut-off operation when there is an abnormality.
  • the voltage of the DC capacitors 3a and 4a of the sub inverters 3 and 4 is a DC voltage input to the main inverter 2, in this case, 1/2 of the voltage of the DC power supply 1 (or the voltage of the DC capacitors 2a and 2b). It is set smaller than.
  • the main inverter 2 and the sub-inverters 3 and 4 in the inverter circuit are controlled by gate signals 22a, 23a and 23b from the control device 100.
  • the power converter detects an AC voltage sensor 10 that detects an AC voltage of the power system 8 and a DC voltage Vsub (hereinafter referred to as a sub DC voltage Vsub) of the DC capacitors 3a and 4a of the sub inverters 3 and 4.
  • Voltage sensors 11 and 12 and a current sensor 13 that detects an output current i (iu, iv, iw) of each phase of the inverter circuit.
  • the control device 100 is based on the detected voltage and current.
  • the main inverter 2 and the sub-inverters 3 and 4 are output-controlled.
  • the current sensor 13 is positive in the direction flowing from the inverter circuit toward the power system 8.
  • the control device 100 includes a phase detection unit 14 that detects the phase ⁇ of the power system 8, a current detection unit 15 that detects the effective current (component) ir and reactive current (component) ix of the output current i, and the sub DC voltage Vsub.
  • DC voltage control unit 16 that controls the reactive current control unit 17, active current control unit 18, gate control unit 21 that determines the output signal of the inverter circuit, and main gate that generates the gate signal 22a of the main inverter 2
  • the circuit unit 22 and the sub-gate circuit unit 23 that generates the gate signals 23a and 23b of the sub-inverters 3 and 4 are provided.
  • control device 100 detects an overcurrent of the output current i and outputs a signal for switching the switching of the main inverter 2, and monitors the system voltage to instantaneously reduce the voltage (hereinafter referred to as an instantaneous voltage drop).
  • the phase detector 14 detects the phase ⁇ of the power system 8 from the voltage detected by the AC voltage sensor 10, and the current detector 15 is based on the output current (value) i detected by the current sensor 13 and the phase ⁇ .
  • the active current (component) ir and the reactive current (component) ix are detected from the output current i.
  • the reactive current control unit 17 performs control so that the reactive current ix follows the reactive current command ix * to which the reactive current ix is applied, and the active current control unit 18 performs control so that the active current ir follows the active current command ir *. I do.
  • the DC voltage control unit 16 performs control so that the sub DC voltage Vsub detected by the voltage sensors 11 and 12 follows the given command value Vsub * .
  • the gate control unit 21 determines the output signal of the inverter circuit in accordance with the outputs from the DC voltage control unit 16, the reactive current control unit 17, and the active current control unit 18, and the output from the gate control unit 21.
  • the main gate circuit unit 22 generates and outputs a gate signal 22a of the main inverter 2
  • the sub-gate circuit unit 23 generates and outputs gate signals 23a and 23b of the sub-inverters 3 and 4.
  • the main inverter 2 is controlled so as to output a voltage of one pulse in a half cycle in accordance with the system cycle, and the sub inverters 3 and 4 are PWM-controlled.
  • the output current i detected by the current sensor 13 is also input to the operation determination unit 25, and the operation determination unit 25 causes the main gate when the output current i exceeds a predetermined upper limit value 24 as a predetermined current value.
  • An overcurrent suppression signal is output to the circuit unit 22, and the on signal of the gate signal 22a of the main inverter 2 is temporarily turned off.
  • the system voltage detected by the AC voltage sensor 10 is also input to the voltage abnormality detection unit 26.
  • the voltage abnormality detection unit 26 detects a voltage drop at the time of the instantaneous drop of the system voltage, and the switching determination unit 27 detects the voltage drop. Then, a switching signal for switching the PWM control of each of the sub-inverters 3 and 4 to the control for bypassing the DC capacitors 3a and 4a, that is, the DC circuit bypass control is output to the gate control unit 21.
  • the control device 100 controls the output current i as described above, so that the sum of the output voltage of each phase of the main inverter 2 and the output voltage of the sub-inverters 3 and 4 of each phase is substantially equal to the system voltage. It is controlled to be equivalent. Further, since the control device 100 controls the output of the inverter circuit so that the sub DC voltage Vsub of the sub inverters 3 and 4 follows the command value Vsub * , the DC capacitors 3a and 4a do not include other power sources outside. Voltage can be stabilized.
  • FIG. 3 shows the voltage and current waveforms of each part for one phase of the inverter circuit, and shows the operation when the system voltage is normal from the center to the left side of the waveform diagram and at the right side when the voltage drops instantaneously.
  • 3A is a system voltage
  • FIG. 3B is an output current i of the inverter circuit
  • FIG. 3C is an output voltage of the main inverter 2
  • FIG. 3D is an output voltage of the sub inverters 3 and 4
  • 3E shows the output voltage of the inverter circuit, which is the sum of the output voltage of the main inverter 2 and the output voltages of the sub inverters 3 and 4
  • FIG. 3 shows the voltage and current waveforms of each part for one phase of the inverter circuit, and shows the operation when the system voltage is normal from the center to the left side of the waveform diagram and at the right side when the voltage drops instantaneously.
  • 3A is a system voltage
  • FIG. 3B is an output current i of the invert
  • FIG. 4 is a diagram showing a pattern of the switching operation of the main inverter 2
  • FIG. 5 is a waveform diagram for explaining the operation of the main inverter 2 at the time of a sag
  • FIG. 6 is a sub-inverter 3 at the time of a sag. 4 is a diagram illustrating four current paths.
  • FIG. 4 is a diagram showing a pattern of the switching operation of the main inverter 2
  • FIG. 5 is a waveform diagram for explaining the operation of the main inverter 2 at the time of a sag
  • FIG. 6 is a sub-inverter 3 at the time of a sag
  • 4 is a diagram illustrating four current paths.
  • the main inverter 2 When the system voltage is normal, in the inverter circuit, the main inverter 2 outputs a voltage of one pulse in a half cycle in accordance with the system cycle, and each of the sub inverters 3 and 4 outputs a voltage by PWM control. The output voltage is controlled to a waveform close to a sine wave similar to the system voltage. Further, the sub DC voltage Vsub is controlled so as to follow a constant command value Vsub * . As shown in FIG. 4, when the main inverter 2 outputs a pulse of positive voltage (P), MH (MHU, MHV, MHW) and RF1 (RF1U, RF1V, RF1W) among the four semiconductor switching elements in each phase.
  • P positive voltage
  • MHU positive voltage
  • MHV MHV
  • MHW RF1
  • ML MLU, MLV, MLW
  • RF2 RF2U, RF2V, RF2W
  • N negative voltage
  • ML and RF2 are turned on, and MH and RF1 are turned off.
  • RF1 and RF2 are turned on, and MH and ML.
  • the gate signal 22a of the main inverter 2 is a combination of four gate signals for turning on and off the four elements in this case.
  • the output current i When the output current i becomes an overcurrent in this switching state, the output current i is decreased by temporarily turning off MH and RF1. Further, when the main inverter 2 outputs a negative voltage pulse, ML and RF2 are turned on, MH and RF1 are turned off, and the output current i flows in the negative direction. When the output current i becomes an overcurrent in this switching state, the output current i is decreased by temporarily turning off ML and RF2.
  • the ON signal of the gate signal 22a of the main inverter 2 is temporarily turned OFF to reduce the output current i.
  • the timing for changing the switching state changed by the overcurrent to the original state is set in consideration of the maximum switching frequency of the semiconductor switching element. For example, after the switching state is changed, it can be changed after a certain time has elapsed, or can be changed in synchronization with the PWM carrier frequency.
  • each of the sub-inverters 3 and 4 switching from PWM control to DC circuit bypass control at the time of instantaneous drop occurs, and current flows by bypassing the DC capacitors 3a and 4a through the path shown in FIG. Specifically, SLA1, SLB1, SLA2, and SLB2 are turned on, and SHA1, SHB1, SHA2, and SHB2 are turned off. Thereby, a current flows without passing through the DC capacitors 3a and 4a, and the DC capacitors 3a and 4a can suppress the voltage fluctuation of the sub DC voltage Vsub at the time of an instantaneous drop.
  • the DC circuit bypass control of each sub-inverter 3 and 4 may be performed by turning on SHA1, SHB1, SHA2, and SHB2 and turning off SLA1, SLB1, SLA2, and SLB2.
  • the inverter circuit switches to control for suppressing overcurrent and overvoltage and continues to operate, and then the voltage abnormality detection unit 26 confirms that the system voltage has returned to normal. If detected, the original control is restored. That is, each sub-inverter 3 and 4 returns to PWM control, and in the state where no overcurrent has occurred in the main inverter 2, a voltage of one pulse is output in the original control, that is, a half cycle in accordance with the system cycle. It will be a thing.
  • the control device 100 performs the overcurrent suppression control for temporarily turning off the ON signal of the gate signal 22a of the main inverter 2.
  • This overcurrent suppression control is PWM control, and an overcurrent is generated when the power system 8 is instantaneously low. Therefore, the control device 100 is similar to switching the main inverter 2 to PWM control when the power supply is instantaneously reduced.
  • FIG. 7 shows the state of the power system 8 (system voltage) and the control mode of the inverter circuit by the control device 100.
  • the main inverter 2 When the system voltage is normal (A), the main inverter 2 is output-controlled by 1-pulse control that outputs 1-pulse voltage in accordance with the system cycle, and the sub-inverters 3 and 4 are PWM-controlled. At the time of a sag (B), the main inverter 2 changes the output control method from 1-pulse control to PWM control and outputs a voltage in accordance with the system voltage, and the sub inverters 3 and 4 are controlled by DC circuit bypass control. The output is zero voltage.
  • an overcurrent and an overvoltage are detected with respect to an abnormality occurring on the power system side, specifically, an instantaneous drop caused by a lightning strike to a transmission line. Need to be protected from.
  • the conventional inverter device is disconnected from the power system in order to protect the device.
  • the output sum of the main inverter 2 and the sub-inverters 3 and 4 is connected to the power system 8 via the smoothing filters 5 to 7. 4 DC capacitors 3 a, 4 a are bypassed, and overcurrent is suppressed by switching control of the main inverter 2.
  • FIG. 8 the main inverter 200 using a three-phase two-level inverter as shown in FIG. 8 may be used as the main power converter.
  • the high-voltage MHU MHV, MHW
  • the output current i flows so as to approach the desired current value.
  • the same control is performed to switch the low voltage side element from on to off. Thereby, the overcurrent of the inverter circuit is suppressed, and the same effect as in the first embodiment can be obtained.
  • the main inverters 2 and 200 are shown as having a three-phase structure, but may be a single-phase inverter.
  • FIG. 9 shows a power converter according to Embodiment 3 of the present invention, more specifically, a power converter that converts AC power from the power system 8 into DC power and supplies the DC load 35 with power. It is a figure which shows a structure.
  • a converter circuit as a power converter that is a main circuit is connected in series to a main converter 32 as a main power converter that converts DC power of the DC power supply 1 into AC power, and to each phase AC line of the main converter 32.
  • Sub-converters 33 and 34 as sub power converters are arranged on the power system 8 side, and the AC side is connected in series.
  • a smoothing filter including AC reactors 5 and 6 and a filter capacitor 7 is connected to the front stage of the sub-converters 33 and 34, and the power system 8 is connected via the switch 28.
  • the DC voltage from the main converter 32 is output to the DC load 35 through the smoothing capacitor 36. Also in this case, by the same control as in the first embodiment, the operation can be continued while suppressing the overvoltage and overcurrent when the power system 8 is instantaneously dropped.

Abstract

Les côtés courant alternatif d'un onduleur principal (2) et d'onduleurs auxiliaires (3, 4) dotés de tensions continues relativement faibles sont connectés en série et leur puissance fournie totale est connectée à un réseau électrique (8). Lorsque le réseau électrique est dans un état normal, un dispositif de commande (100) fait en sorte que la puissance fournie de l'onduleur principal (2) soit une impulsion unique de tension pour chaque demi-période du réseau électrique, procède à une commande de modulation d'impulsions en durée pour chacun des onduleurs auxiliaires (3, 4) de manière à contrôler le courant de sortie (i), et fait en sorte que les tensions (Vsub) de condensateurs de courant continu (3a, 4a) des onduleurs auxiliaires (3, 4) suivent une valeur de commande (Vsub*). Lorsqu'une chute de potentiel momentanée se produit sur le réseau électrique, le dispositif de commande (100) change la commande pour chacun des onduleurs auxiliaires (3, 4) pour passer de la commande de modulation d'impulsions en durée à une commande où les condensateurs de courant continu (3a, 4a) sont court-circuités, et lorsqu'une surintensité est détectée, il procède à une commande empêchant la surintensité où la commutation de l'onduleur principal (2) passe temporairement d'un état passant à un état bloqué.
PCT/JP2011/065320 2011-01-20 2011-07-05 Appareil de conversion de puissance WO2012098709A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012553546A JP5490263B2 (ja) 2011-01-20 2011-07-05 電力変換装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2011-009714 2011-01-20
JP2011009714 2011-01-20

Publications (1)

Publication Number Publication Date
WO2012098709A1 true WO2012098709A1 (fr) 2012-07-26

Family

ID=46515356

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2011/065320 WO2012098709A1 (fr) 2011-01-20 2011-07-05 Appareil de conversion de puissance

Country Status (2)

Country Link
JP (1) JP5490263B2 (fr)
WO (1) WO2012098709A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014176281A (ja) * 2013-03-13 2014-09-22 Meidensha Corp ３レベルｔ型ｎｐｃ電力変換装置の制御装置および制御方法
US10284115B2 (en) 2014-02-28 2019-05-07 Eltek As Inverter system
WO2021166164A1 (fr) * 2020-02-20 2021-08-26 三菱電機株式会社 Dispositif de conversion de puissance et système d'alimentation d'avion

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3149847B1 (fr) * 2014-05-27 2018-09-26 SunPower Corporation Protection de système photovoltaïque

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009116273A1 (fr) * 2008-03-19 2009-09-24 三菱電機株式会社 Dispositif de conversion de puissance
WO2010082265A1 (fr) * 2009-01-13 2010-07-22 三菱電機株式会社 Appareil de conversion de puissance
WO2010086929A1 (fr) * 2009-01-29 2010-08-05 三菱電機株式会社 Dispositif de conversion de puissance

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009116273A1 (fr) * 2008-03-19 2009-09-24 三菱電機株式会社 Dispositif de conversion de puissance
WO2010082265A1 (fr) * 2009-01-13 2010-07-22 三菱電機株式会社 Appareil de conversion de puissance
WO2010086929A1 (fr) * 2009-01-29 2010-08-05 三菱電機株式会社 Dispositif de conversion de puissance

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014176281A (ja) * 2013-03-13 2014-09-22 Meidensha Corp ３レベルｔ型ｎｐｃ電力変換装置の制御装置および制御方法
US10284115B2 (en) 2014-02-28 2019-05-07 Eltek As Inverter system
WO2021166164A1 (fr) * 2020-02-20 2021-08-26 三菱電機株式会社 Dispositif de conversion de puissance et système d'alimentation d'avion
JPWO2021166164A1 (fr) * 2020-02-20 2021-08-26

Also Published As

Publication number Publication date
JPWO2012098709A1 (ja) 2014-06-09
JP5490263B2 (ja) 2014-05-14

Similar Documents

Publication Publication Date Title
US20210067057A1 (en) Voltage level multiplier module for multilevel power converters
JP5269102B2 (ja) 電力変換装置
US7602626B2 (en) Power conversion apparatus
JP5788017B2 (ja) 電力変換装置
JP5223711B2 (ja) 無停電電源装置
US9401655B2 (en) Power conversion apparatus with inverter circuit and series converter circuit having power factor control
JPH0965658A (ja) 電力変換装置
CN109769404B (zh) 系统互连逆变器装置及其运转方法
US20160036342A1 (en) Power conversion device
WO2007097051A1 (fr) Appareil convertisseur de puissance de liaison systeme
US9276496B2 (en) Power conversion apparatus including an inverter-converter combination
JP5645209B2 (ja) 電力変換装置
JP5374336B2 (ja) 電力変換装置
KR20140087450A (ko) 고장전류 감소기능을 가지는 컨버터
JP5490263B2 (ja) 電力変換装置
JP5734083B2 (ja) 電力変換装置
JP5362657B2 (ja) 電力変換装置
JP5881362B2 (ja) 電力変換装置
JP5302905B2 (ja) 電力変換装置
JP2003230275A (ja) Ｐｗｍサイクロコンバータの保護方法
JP2013243934A (ja) 自励式無効電力補償装置
JP2015015778A (ja) 系統連系用電力変換システム
JP2005184985A (ja) Ｐｗｍサイクロコンバータの入力電圧検出方法
WO2011128941A1 (fr) Dispositif de conversion d'énergie
JP5752580B2 (ja) 電力変換装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11856612

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2012553546

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11856612

Country of ref document: EP

Kind code of ref document: A1