WO2010041838A3 - 고집적 플래시 메모리 셀 스택, 셀 스택 스트링 및 그 제조 방법 - Google Patents

고집적 플래시 메모리 셀 스택, 셀 스택 스트링 및 그 제조 방법 Download PDF

Info

Publication number
WO2010041838A3
WO2010041838A3 PCT/KR2009/005463 KR2009005463W WO2010041838A3 WO 2010041838 A3 WO2010041838 A3 WO 2010041838A3 KR 2009005463 W KR2009005463 W KR 2009005463W WO 2010041838 A3 WO2010041838 A3 WO 2010041838A3
Authority
WO
WIPO (PCT)
Prior art keywords
cell stack
flash memory
memory cell
doping semiconductor
string
Prior art date
Application number
PCT/KR2009/005463
Other languages
English (en)
French (fr)
Other versions
WO2010041838A2 (ko
Inventor
이종호
Original Assignee
경북대학교 산학협력단
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경북대학교 산학협력단 filed Critical 경북대학교 산학협력단
Priority to US13/123,458 priority Critical patent/US8461643B2/en
Publication of WO2010041838A2 publication Critical patent/WO2010041838A2/ko
Publication of WO2010041838A3 publication Critical patent/WO2010041838A3/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0688—Integrated circuits having a three-dimensional layout
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823493—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

본 발명은 플래시 메모리 셀 스택, 플래시 메모리 셀 스택 스트링, 셀 스택 어레이 및 그 제조 방법에 관한 것이다. 상기 플래시 메모리 셀 스택은, 반도체 기판; 상기 반도체 기판의 표면에 수직형 기둥 형태로 형성되는 제어전극; 상기 제어전극과 상기 반도체 기판의 사이에 형성되는 절연막; 상기 제어전극의 측면에 형성되는 게이트 스택; 상기 게이트 스택의 측면에 층으로 형성되는 다수 개의 제1 절연막; 상기 게이트 스택의 측면에 층으로 형성되는 다수 개의 제2 도우핑 반도체 영역; 상기 제1 절연막과 상기 제2 도우핑 반도체 영역의 측면 중 일부에 형성되되 제1 방향을 따라 서로 대향되는 측면에 형성되는 제1 도우핑 반도체 영역;을 구비하고, 상기 제1 절연막과 상기 제2 도우핑 반도체 영역은 상기 게이트 스택의 측면에 층으로 번갈아 형성된다. 상기 플래시 메모리 셀 스택 스트링은 일렬로 배열된 다수개의 플래시 메모리 셀 스택으로 이루어지며, 셀 스택 어레이는 일렬로 배열된 다수개의 플래시 메모리 셀 스택 스트링으로 이루어진다.
PCT/KR2009/005463 2008-10-09 2009-09-24 고집적 플래시 메모리 셀 스택, 셀 스택 스트링 및 그 제조 방법 WO2010041838A2 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/123,458 US8461643B2 (en) 2008-10-09 2009-09-24 High-density flash memory cell stack, cell stack string, and fabrication method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2008-0099231 2008-10-09
KR1020080099231A KR100979906B1 (ko) 2008-10-09 2008-10-09 고집적 플래시 메모리 셀 스택, 셀 스택 스트링 및 그 제조방법

Publications (2)

Publication Number Publication Date
WO2010041838A2 WO2010041838A2 (ko) 2010-04-15
WO2010041838A3 true WO2010041838A3 (ko) 2010-07-22

Family

ID=42101064

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/005463 WO2010041838A2 (ko) 2008-10-09 2009-09-24 고집적 플래시 메모리 셀 스택, 셀 스택 스트링 및 그 제조 방법

Country Status (3)

Country Link
US (1) US8461643B2 (ko)
KR (1) KR100979906B1 (ko)
WO (1) WO2010041838A2 (ko)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070112512A1 (en) * 1987-09-28 2007-05-17 Verizon Corporate Services Group Inc. Methods and systems for locating source of computer-originated attack based on GPS equipped computing device
WO2011056281A1 (en) * 2009-11-06 2011-05-12 Rambus Inc. Three-dimensional memory array stacking structure
US8237213B2 (en) 2010-07-15 2012-08-07 Micron Technology, Inc. Memory arrays having substantially vertical, adjacent semiconductor structures and the formation thereof
JP2012069606A (ja) 2010-09-21 2012-04-05 Toshiba Corp 不揮発性半導体記憶装置
KR101671464B1 (ko) * 2010-12-02 2016-11-02 삼성전자주식회사 반도체 소자의 제조 방법
KR101430415B1 (ko) * 2012-06-09 2014-08-14 서울대학교산학협력단 게이트 다이오드 구조를 갖는 메모리 셀 스트링 및 이를 이용한 메모리 어레이
US8658499B2 (en) 2012-07-09 2014-02-25 Sandisk Technologies Inc. Three dimensional NAND device and method of charge trap layer separation and floating gate formation in the NAND device
KR20140028968A (ko) * 2012-08-31 2014-03-10 에스케이하이닉스 주식회사 반도체 장치 및 그 제조 방법
US9508736B2 (en) 2013-10-17 2016-11-29 Cypress Semiconductor Corporation Three-dimensional charge trapping NAND cell with discrete charge trapping film
KR102128465B1 (ko) 2014-01-03 2020-07-09 삼성전자주식회사 수직 구조의 비휘발성 메모리 소자
KR102248205B1 (ko) * 2014-06-25 2021-05-04 삼성전자주식회사 수직 채널 및 에어 갭을 갖는 반도체 소자
US9177966B1 (en) 2014-07-08 2015-11-03 Sandisk Technologies Inc. Three dimensional NAND devices with air gap or low-k core
US9412749B1 (en) 2014-09-19 2016-08-09 Sandisk Technologies Llc Three dimensional memory device having well contact pillar and method of making thereof
US9515085B2 (en) 2014-09-26 2016-12-06 Sandisk Technologies Llc Vertical memory device with bit line air gap
US9418939B2 (en) * 2014-11-12 2016-08-16 Macronix International Co., Ltd. Contact structure for NAND based non-volatile memory device and a method of manufacture
US9484296B2 (en) 2015-02-12 2016-11-01 Sandisk Technologies Llc Self-aligned integrated line and via structure for a three-dimensional semiconductor device
US9899399B2 (en) 2015-10-30 2018-02-20 Sandisk Technologies Llc 3D NAND device with five-folded memory stack structure configuration
US10355015B2 (en) 2016-03-23 2019-07-16 Sandisk Technologies Llc Three-dimensional NAND memory device with common bit line for multiple NAND strings in each memory block
US10224104B2 (en) 2016-03-23 2019-03-05 Sandisk Technologies Llc Three dimensional NAND memory device with common bit line for multiple NAND strings in each memory block
US10050054B2 (en) 2016-10-05 2018-08-14 Sandisk Technologies Llc Three-dimensional memory device having drain select level isolation structure and method of making thereof
US9929174B1 (en) 2016-10-28 2018-03-27 Sandisk Technologies Llc Three-dimensional memory device having non-uniform spacing among memory stack structures and method of making thereof
US9853038B1 (en) 2017-01-20 2017-12-26 Sandisk Technologies Llc Three-dimensional memory device having integrated support and contact structures and method of making thereof
US10199359B1 (en) * 2017-08-04 2019-02-05 Sandisk Technologies Llc Three-dimensional memory device employing direct source contact and hole current detection and method of making the same
US10115459B1 (en) 2017-09-29 2018-10-30 Sandisk Technologies Llc Multiple liner interconnects for three dimensional memory devices and method of making thereof
US10373969B2 (en) 2018-01-09 2019-08-06 Sandisk Technologies Llc Three-dimensional memory device including partially surrounding select gates and fringe field assisted programming thereof
US10971507B2 (en) 2018-02-15 2021-04-06 Sandisk Technologies Llc Three-dimensional memory device containing through-memory-level contact via structures
US10903230B2 (en) 2018-02-15 2021-01-26 Sandisk Technologies Llc Three-dimensional memory device containing through-memory-level contact via structures and method of making the same
US10304852B1 (en) 2018-02-15 2019-05-28 Sandisk Technologies Llc Three-dimensional memory device containing through-memory-level contact via structures
US10727248B2 (en) 2018-02-15 2020-07-28 Sandisk Technologies Llc Three-dimensional memory device containing through-memory-level contact via structures
KR102487371B1 (ko) * 2018-06-22 2023-01-11 삼성전자주식회사 수직형 반도체 소자

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070034931A1 (en) * 2005-08-15 2007-02-15 Macronix International Co., Ltd. Systems and methods for memory structure comprising a PPROM and an embedded flash memory
US20080128757A1 (en) * 2006-12-04 2008-06-05 Samsung Electronics Co., Ltd. Non-volatile memory devices including vertical channels, methods of operating, and methods of fabricating the same
KR20080050654A (ko) * 2006-12-04 2008-06-10 경북대학교 산학협력단 고집적 플래시 메모리 셀 스트링，셀 소자，및 그 제조방법

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7118988B2 (en) * 1994-08-15 2006-10-10 Buerger Jr Walter Richard Vertically wired integrated circuit and method of fabrication
US6894341B2 (en) * 2001-12-25 2005-05-17 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method
US7042044B2 (en) * 2004-02-18 2006-05-09 Koucheng Wu Nor-type channel-program channel-erase contactless flash memory on SOI
JP2006310651A (ja) * 2005-04-28 2006-11-09 Toshiba Corp 半導体装置の製造方法
JP4772656B2 (ja) * 2006-12-21 2011-09-14 株式会社東芝 不揮発性半導体メモリ
JP2009194244A (ja) * 2008-02-15 2009-08-27 Toshiba Corp 半導体記憶装置及びその製造方法
JP2009212398A (ja) * 2008-03-05 2009-09-17 Nec Electronics Corp 不揮発性半導体記憶装置及びその製造方法
JP2009212399A (ja) * 2008-03-05 2009-09-17 Nec Electronics Corp 不揮発性半導体記憶装置及びその製造方法
KR101539399B1 (ko) * 2008-09-24 2015-07-24 삼성전자주식회사 반도체 소자 및 그 제조방법
JP2010135592A (ja) * 2008-12-05 2010-06-17 Elpida Memory Inc 半導体装置及び半導体装置の製造方法
JP2010153481A (ja) * 2008-12-24 2010-07-08 Toshiba Corp 半導体記憶装置
US8198672B2 (en) * 2010-06-30 2012-06-12 SanDisk Technologies, Inc. Ultrahigh density vertical NAND memory device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070034931A1 (en) * 2005-08-15 2007-02-15 Macronix International Co., Ltd. Systems and methods for memory structure comprising a PPROM and an embedded flash memory
US20080128757A1 (en) * 2006-12-04 2008-06-05 Samsung Electronics Co., Ltd. Non-volatile memory devices including vertical channels, methods of operating, and methods of fabricating the same
KR20080050654A (ko) * 2006-12-04 2008-06-10 경북대학교 산학협력단 고집적 플래시 메모리 셀 스트링，셀 소자，및 그 제조방법

Also Published As

Publication number Publication date
US8461643B2 (en) 2013-06-11
US20110198687A1 (en) 2011-08-18
KR20100040141A (ko) 2010-04-19
WO2010041838A2 (ko) 2010-04-15
KR100979906B1 (ko) 2010-09-06

Similar Documents

Publication Publication Date Title
WO2010041838A3 (ko) 고집적 플래시 메모리 셀 스택, 셀 스택 스트링 및 그 제조 방법
WO2008126774A1 (ja) 半導体記憶装置及びその製造方法
US20100213458A1 (en) Rigid semiconductor memory having amorphous metal oxide semiconductor channels
WO2008157807A3 (en) Array of monolithically integrated thin film photovoltaic cells and associated methods
TW200943539A (en) Non-volatile semiconductor storage device and method of manufacturing the same
WO2009057262A1 (ja) 不揮発性半導体記憶装置およびその製造方法
JP2011524091A5 (ko)
JP2008192804A (ja) 半導体装置およびその製造方法
TWI256735B (en) Transistor of semiconductor device and method of manufacturing the same
WO2011081438A3 (ko) 3차원 구조를 가지는 메모리 및 이의 제조방법
EP1677359A4 (en) SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING THE SAME
TW200605273A (en) Nonvolatile memory and manufacturing method thereof
JP2007027726A5 (ko)
WO2009020073A1 (ja) 薄膜光電変換モジュールの製造方法および製造装置
JP2007281091A5 (ko)
JP2010521817A5 (ko)
TW200627631A (en) Non-volatile memory and manufacturing method and operating method thereof
TW200744162A (en) Method for fabricating semiconductor device having capacitor
JP2006344900A5 (ko)
US20120181684A1 (en) Semiconductor Structure and Method for Manufacturing the Same
TW200603382A (en) MRAM arrays with reduced bit line resistance and method to make the same
US20130323896A1 (en) Non-volatile memory device and method for fabricating the same
JP2006339599A5 (ko)
JP2005294814A5 (ko)
US20150357340A1 (en) Method for filling polysilicon gate in semiconductor devices, and semiconductor devices

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09819345

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 13123458

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09819345

Country of ref document: EP

Kind code of ref document: A2