WO2009080826A1 - Read status controller - Google Patents

Read status controller Download PDF

Info

Publication number
WO2009080826A1
WO2009080826A1 PCT/EP2008/068248 EP2008068248W WO2009080826A1 WO 2009080826 A1 WO2009080826 A1 WO 2009080826A1 EP 2008068248 W EP2008068248 W EP 2008068248W WO 2009080826 A1 WO2009080826 A1 WO 2009080826A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory device
response
controller
host processor
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/EP2008/068248
Other languages
English (en)
French (fr)
Inventor
Jason Hobler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Priority to EP08863427.4A priority Critical patent/EP2225652B1/en
Priority to JP2010538800A priority patent/JP5442634B2/ja
Publication of WO2009080826A1 publication Critical patent/WO2009080826A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Definitions

  • FIG. 4 is a block diagram of an improved interface controller 104'.
  • an RSC 400 can be included in an otherwise conventional interface controller 104' and work in parallel with its otherwise conventional interface control logic 204'.
  • the RSC 400 can be implemented by a suitably configured application-specific integrated circuit (ASIC), field-programmable gate array (FPGA), programmable processor, or equivalent logic.
  • ASIC application-specific integrated circuit
  • FPGA field-programmable gate array
  • programmable processor or equivalent logic.
  • ASIC application-specific integrated circuit
  • FPGA field-programmable gate array
  • FIG. 4 is a block diagram of an improved interface controller 104'.
  • ASIC application-specific integrated circuit
  • FPGA field-programmable gate array
  • a list of valid "read status" responses can be programmed into internal registers 402 in the RSC 400 through the system bus 1 12. Additional interrupt conditions can also be programmed into the RSC 400 through the system bus, enabling the RSC to control interrupts to the host processor 102 for other responses.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
PCT/EP2008/068248 2007-12-24 2008-12-23 Read status controller Ceased WO2009080826A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP08863427.4A EP2225652B1 (en) 2007-12-24 2008-12-23 Read status controller
JP2010538800A JP5442634B2 (ja) 2007-12-24 2008-12-23 読出ステータスのコントローラ

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/963,984 US7966445B2 (en) 2007-12-24 2007-12-24 Read status controller
US11/963,984 2007-12-24

Publications (1)

Publication Number Publication Date
WO2009080826A1 true WO2009080826A1 (en) 2009-07-02

Family

ID=40510565

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2008/068248 Ceased WO2009080826A1 (en) 2007-12-24 2008-12-23 Read status controller

Country Status (4)

Country Link
US (1) US7966445B2 (enExample)
EP (1) EP2225652B1 (enExample)
JP (1) JP5442634B2 (enExample)
WO (1) WO2009080826A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013041402A (ja) * 2011-08-15 2013-02-28 Fujitsu Semiconductor Ltd 半導体集積回路及び回路状態監視回路
JP2013041534A (ja) * 2011-08-19 2013-02-28 Fujitsu Semiconductor Ltd 半導体集積回路および割り込み生成方法
WO2015059889A1 (ja) * 2013-10-25 2015-04-30 パナソニックＩｐマネジメント株式会社 イニシエータ端末、ターゲット端末、イニシエータ端末のエラー処理方法、ターゲット端末のエラー処理方法
US9959078B2 (en) 2015-01-30 2018-05-01 Sandisk Technologies Llc Multi-die rolling status mode for non-volatile storage
US10114690B2 (en) 2015-02-13 2018-10-30 Sandisk Technologies Llc Multi-die status mode for non-volatile storage
US10303632B2 (en) 2016-07-26 2019-05-28 Micron Technology, Inc. Accessing status information
CN106776391A (zh) * 2016-12-13 2017-05-31 成都信息工程大学 一种NAND Flash控制器的控制方法和装置
TWI696078B (zh) * 2017-05-26 2020-06-11 旺宏電子股份有限公司 記憶體裝置及其操作方法
US12099746B2 (en) * 2019-12-16 2024-09-24 Micron Technology, Inc. Interrupt signaling for a memory device
KR20210087350A (ko) 2020-01-02 2021-07-12 삼성전자주식회사 저장 장치 및 이의 동작 방법
JP2022049553A (ja) * 2020-09-16 2022-03-29 キオクシア株式会社 半導体装置および方法
CN120066872A (zh) * 2025-03-25 2025-05-30 珠海妙存科技有限公司 数据传输方法、控制器、介质及产品

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5457787A (en) * 1992-10-02 1995-10-10 International Business Machines Corporation Interface circuit for controlling data transfers
US5640349A (en) * 1994-08-31 1997-06-17 Tdk Corporation Flash memory system
US5799168A (en) * 1996-01-05 1998-08-25 M-Systems Flash Disk Pioneers Ltd. Standardized flash controller
US6249461B1 (en) * 1999-06-22 2001-06-19 Samsung Electronics Co., Ltd. Flash memory device with a status read operation
US20020166061A1 (en) * 2001-05-07 2002-11-07 Ohad Falik Flash memory protection scheme for secured shared BIOS implementation in personal computers with an embedded controller
EP1367496A2 (en) * 2002-05-31 2003-12-03 Samsung Electronics Co., Ltd. Interface device

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2667585B2 (ja) * 1990-02-27 1997-10-27 松下電器産業株式会社 デジタルプロセッサ
US6078520A (en) * 1993-04-08 2000-06-20 Hitachi, Ltd. Flash memory control method and information processing system therewith
US5956743A (en) * 1997-08-25 1999-09-21 Bit Microsystems, Inc. Transparent management at host interface of flash-memory overhead-bytes using flash-specific DMA having programmable processor-interrupt of high-level operations
US6141249A (en) * 1999-04-01 2000-10-31 Lexar Media, Inc. Organization of blocks within a nonvolatile memory unit to effectively decrease sector write operation time
US6442076B1 (en) * 2000-06-30 2002-08-27 Micron Technology, Inc. Flash memory with multiple status reading capability
US6496900B1 (en) * 2000-09-12 2002-12-17 3Ware, Inc. Disk array system, controller, and method for verifying command data written to disk drives
JP4841069B2 (ja) * 2001-07-24 2011-12-21 パナソニック株式会社 記憶装置
JP4550439B2 (ja) * 2003-02-28 2010-09-22 東芝メモリシステムズ株式会社 Ｅｃｃ制御装置
JP4601305B2 (ja) * 2004-02-27 2010-12-22 富士通セミコンダクター株式会社 半導体装置
US7315917B2 (en) * 2005-01-20 2008-01-01 Sandisk Corporation Scheduling of housekeeping operations in flash memory systems
JP4849637B2 (ja) * 2007-08-31 2012-01-11 ルネサスエレクトロニクス株式会社 メモリカード及びメモリコントローラ

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5457787A (en) * 1992-10-02 1995-10-10 International Business Machines Corporation Interface circuit for controlling data transfers
US5640349A (en) * 1994-08-31 1997-06-17 Tdk Corporation Flash memory system
US5799168A (en) * 1996-01-05 1998-08-25 M-Systems Flash Disk Pioneers Ltd. Standardized flash controller
US6249461B1 (en) * 1999-06-22 2001-06-19 Samsung Electronics Co., Ltd. Flash memory device with a status read operation
US20020166061A1 (en) * 2001-05-07 2002-11-07 Ohad Falik Flash memory protection scheme for secured shared BIOS implementation in personal computers with an embedded controller
EP1367496A2 (en) * 2002-05-31 2003-12-03 Samsung Electronics Co., Ltd. Interface device
US6985778B2 (en) * 2002-05-31 2006-01-10 Samsung Electronics Co., Ltd. NAND flash memory interface device

Also Published As

Publication number Publication date
US7966445B2 (en) 2011-06-21
JP5442634B2 (ja) 2014-03-12
US20090164683A1 (en) 2009-06-25
JP2011508296A (ja) 2011-03-10
EP2225652B1 (en) 2013-11-13
EP2225652A1 (en) 2010-09-08

Similar Documents

Publication Publication Date Title
US7966445B2 (en) Read status controller
US7107382B2 (en) Virtual peripheral component interconnect multiple-function device
US5890012A (en) System for programming peripheral with address and direction information and sending the information through data bus or control line when DMA controller asserts data knowledge line
EP2973572B1 (en) System and method of reading data from memory concurrently with sending write data to the memory
US7263572B2 (en) Bus bridge and data transfer method
KR100474622B1 (ko) 마이크로컴퓨터
US6801970B2 (en) Priority transaction support on the PCI-X bus
US20050216633A1 (en) Techniques to manage critical region interrupts
US9542251B2 (en) Error detection on a low pin count bus
TW201812563A (zh) 固態硬碟系統的原子寫入方法以及使用該方法的裝置
KR101029074B1 (ko) 호스트 컨트롤러에서의 디스크립터 추적 장치 및 그 추적방법
US20080059683A1 (en) Method and Apparatus for Conditional Broadcast of Barrier Operations
US6189117B1 (en) Error handling between a processor and a system managed by the processor
US6976204B1 (en) Circuit and method for correcting erroneous data in memory for pipelined reads
US5247640A (en) Dual access control system including plural magnetic disk control units and contention control circuitry
US5799161A (en) Method and apparatus for concurrent data routing
US8131893B2 (en) Memory device that mediates mutual communication among a pluraliity of CPUs
US7472212B2 (en) Multi CPU system
US6938113B2 (en) Apparatus for flushing slave transactions from resetting masters of a data bus
US20060277326A1 (en) Data transfer system and method
KR950009576B1 (ko) 버스 인터페이스 장치
US12493508B2 (en) Information processing apparatus and method
US12164443B2 (en) Event trigger master, control chip and control method thereof
US7644201B2 (en) Method and system for performance enhancement via transaction verification using a counter value in a polled data storage environment
JP4343244B2 (ja) マイクロコンピュータ

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08863427

Country of ref document: EP

Kind code of ref document: A1

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2010538800

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2008863427

Country of ref document: EP