WO2009061642A1 - Améliorations de la croissance de nanotubes de carbone - Google Patents
Améliorations de la croissance de nanotubes de carbone Download PDFInfo
- Publication number
- WO2009061642A1 WO2009061642A1 PCT/US2008/081495 US2008081495W WO2009061642A1 WO 2009061642 A1 WO2009061642 A1 WO 2009061642A1 US 2008081495 W US2008081495 W US 2008081495W WO 2009061642 A1 WO2009061642 A1 WO 2009061642A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- carbon nanotubes
- catalytic
- layer
- carbon
- metal
- Prior art date
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y40/00—Manufacture or treatment of nanostructures
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y30/00—Nanotechnology for materials or surface science, e.g. nanocomposites
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B32/00—Carbon; Compounds thereof
- C01B32/15—Nano-sized carbon materials
- C01B32/158—Carbon nanotubes
- C01B32/16—Preparation
- C01B32/162—Preparation characterised by catalysts
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2202/00—Structure or properties of carbon nanotubes
- C01B2202/02—Single-walled nanotubes
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2202/00—Structure or properties of carbon nanotubes
- C01B2202/06—Multi-walled nanotubes
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2202/00—Structure or properties of carbon nanotubes
- C01B2202/08—Aligned nanotubes
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2202/00—Structure or properties of carbon nanotubes
- C01B2202/20—Nanotubes characterized by their properties
- C01B2202/22—Electronic properties
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2202/00—Structure or properties of carbon nanotubes
- C01B2202/20—Nanotubes characterized by their properties
- C01B2202/34—Length
-
- C—CHEMISTRY; METALLURGY
- C01—INORGANIC CHEMISTRY
- C01B—NON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
- C01B2202/00—Structure or properties of carbon nanotubes
- C01B2202/20—Nanotubes characterized by their properties
- C01B2202/36—Diameter
Definitions
- the present invention relates to improvements in techniques for the growth of carbon nanotubes.
- CNT Carbon nanotubes
- SWCNT single-wall CNT
- MWCNT multi-wall CNT
- CNT materials can have very high electrical and thermal conductivity and mechanical strength.
- the use of semiconducting CNT to replace silicon channels and metallic CNT to replace metal wiring in semiconductor chips is an important research area with many leading semiconductor companies identifying CNT as a top candidate to replace silicon in transistors as early as 2013.
- CNT materials can be synthesized using electric discharge, laser ablation, flaming synthesis and chemical vapor deposition (CVD) techniques, using metal catalyst particles and carbon precursors as starting materials.
- Top growth from anchored surface catalytic particles using CVD methods provides the most promise as an approach for electronics device fabrication as it allows for both pattern and direction control.
- CVD methods provide the most promise as an approach for electronics device fabrication as it allows for both pattern and direction control.
- there are significant challenges in achieving CNT semiconductor devices In particular, it is difficult to achieve controlled growth of target CNT to have unique electronics properties. This is especially true for the front- end-process steps. Further, it is difficult to carry out CNT growth at temperatures below the thermal budget of the deposition wafer, especially during the interconnect steps.
- the present invention provides improved techniques for the growth of CNT that address the challenges noted above.
- a first embodiment of the present invention addresses problems associated with achieving growth of size selected semiconducting SWCNT for transistor channels.
- the ability to control the growth size of SWCNT is extremely important, because without accurate size control, the SWCNT can grow in various proportions, and therefore exhibit different properties, e.g. one third metallic and two thirds semi- conductive properties, as well as a variety of band-gaps. Because the growth depends on the roll-up vector of the graphite sheet making up the SWCNT, growth can result in a number of different diameters that exhibit different electronics properties.
- the present invention provides a method to carefully control the size of the starting catalytic particles which leads to unique sized SWCNT being grown onto the controlled nano -template. According to the present invention, by fixing the size of the catalytic particles, it is possible to grow selected band-gap semiconducting CNT materials that are tailored and suitable for particular semiconducting needs.
- the method according to the present invention overcomes disadvantages associated with known growth methods that use catalytic particles with sizes that are either too large (>10nm) or that are poly-dispersed and therefore result in the growth of different sized CNT on a single catalytic particle.
- the preferential growth on CNT is accomplished according to the present invention by using patterned hydrophobic/hydrophilic (e.g. Si/SiO 2 ) or non- metallic/metallic (e.g. Si or oxide or nitride/ Au) wafer chips as the starting material.
- a self-assembled-monolayer (SAM) is then selectively deposited onto either the hydrophilic (e.g. SiO 2 ) or metallic (e.g. Au) pads.
- a single monolayer of metal e.g. Nickel
- ALD atomic layer deposition
- the metal monolayer is then thermally treated in an oxidizing environment to remove carbon content and to form metal oxide particles on the hydrophilic or metallic pads.
- the density of the SAM layer can be controlled by controlling the concentration of the SAM in the deposition solution which allows the size of metal oxide particles to be controlled and reduced by 100' s to 1000's of times as compared with starting materials used in the prior art. These controlled size and uniform nano or sub-nano metal oxide particles can be then converted into active metallic catalysts by an H 2 annealing process.
- the SAM layer can also be used as a metal deposition mask rather than as a metal deposition template, so that unprotected surface areas may be deposited with metallic layers through the openings in the SAM layer mask.
- the present invention contemplates other nano-template methods can be used, such as micro-contact SAM patterning in combination with ALD and nano-porous materials, as well as ALD and self-assembled mono-spheres.
- a second aspect of the present invention addresses the need for low temperature growth of metallic CNT for use as interconnects.
- Metallic SWCNT and MWCNT are advantageous candidates for use as interconnect wiring for silicon or non-silicon based transistor devices because these CNT materials allow electrons to flow without ballistic scattering.
- MWCNT have bee shown to be mostly metallic and therefore are particularly useful as interconnect materials.
- typical CVD deposition temperatures for CNT are in the range of 700 -1000 0 C, with the lowest reported temperature being about 55O 0 C, this can cause problems for electronic device, particularly semiconductor device manufacturing. This is because processing at these temperatures can be detrimental to front-end processing steps carried out before the CNT growth, e.g. transistor doping and substrate material thermal budget limits.
- the preferred interconnect process temperature is 400 0 C or less.
- the present invention utilizes low temperature performance catalysts or carbon precursors.
- a gas phase catalytic dissociation of the carbon precursor lowers the energy barrier of CNT formation while preserving C 2 type building blocks and a catalytic screen made of transition metal wires resistively heats and activates the carbon precursor to enable the low substrate deposition temperature.
- Bimetal catalysts with low eutectic temperatures may also be used.
- the use of either gas phase or solid phase catalytic reactions is possible in the present invention to achieve low temperature growth of MWCNT using larger catalytic particles and higher carbon flux.
- Figure 1 is graph showing the energy band gap of SWCNT plotted against tube diameter.
- Figure 2 is a schematic drawing showing a processing step according to one embodiment of the present invention.
- Figure 3 is a schematic drawing showing a processing step according to a further embodiment of the present invention.
- Figure 4 is a schematic drawing showing another processing step according to one embodiment of the present invention.
- Figure 5 is a schematic drawing showing another processing step according to one further embodiment of the present invention.
- Figure 6 is a schematic drawing showing further processing steps according to one embodiment of the present invention.
- Figure 7 is a schematic drawing showing a general processing arrangement according to another aspect of the present invention.
- a first embodiment of the present invention relates to the growth of size selected semiconducting SWCNT for transistor channels.
- the chiral index of SWCNT determine its electrical properties, including electrical conductivity.
- the chiral index is related to the unique structured size of SWCNT.
- Figure 1 shows the energy band gap of SWCNT plotted against tube diameter.
- SWCNT made by prior art methods have mixed conductivity, however, as shown in Figure 1, there are certain windows of tube diameters where pure semiconducting SWCNT can be obtained having specific band gaps.
- by controlling SWCNT sizes through the control of the size of the catalytic surface area on which the SWCNT is grown, it is possible to grow SWCNT having specific diameters and thereby to utilize these pure semiconducting properties.
- Figure 1 in particular shows the energy band-gap, Eg, for all diameters of SWCNT from 3 A to 12 A.
- Metallic SWCNT represented by the closed circles
- semiconductive SWCNT represented by open squares
- Selected growth windows are labeled from A to G to identify pure semiconductive SWCNT growth, wherein each window has a unique band gap range.
- Windows C and F or of particular interest because they represent Si-like or Ge-like band gap SWCNT respectively.
- the preferred growth windows of pure semiconducting SWCNT are further shown in Table 1 below.
- Table 1 By controlling the diameter of SWCNT in accordance with the methods of the present invention, it is possible to obtain unique semiconducting SWCNT.
- the prior art methods of growing SWCNT results in diameters of more than 10 A because of the catalytic particle size used.
- SWCNT having diameters as small as 3 A can theoretically be grown.
- catalytic particles are small enough, e.g., less than 12 A, SWCNT may grow around the particle in either tip growth (floating particle) or bottom growth (fixed surface) configurations.
- SWCNT having a diameter in the window C of 6.4A to 6.8 A only chiral indexes of only (8,1) and (7,2) and therefore exhibit Si-like band gaps from 1.06 eV to 1.1 eV.
- Figure 2 shows a starting substrate for SWCNT growth comprising a silicon substrate 10, and a patterned SiO 2 layer formed into pads 20, as depicted.
- the patterned SiO 2 pads 20, are the sites for later CNT growth and have a size X and spacing L, where X can be 100 nm or less and L can be equal to or greater than X.
- the CNT growth sites can be SiO 2 wells formed from an SOI wafer, having an underlying silicon substrate 110, an SiO 2 layer 120 and a patterned silicon layer 130 exposing the SiO 2 growth sites.
- the wells can have a size X of 100 nm or less and spacing L equal to or greater than X.
- the well size is preferably smaller than the desired CNT diameter to account for growth of the CNT layers over the silicon pads.
- the wafer is cleaned under cleanroom conditions to remove surface contamination. Such cleaning can also be done by plasma treatment or vacuum annealing of the patterned surface.
- a SAM layer is then deposited onto the CNT growth sites.
- SAM layers There are two types of SAM layers generally used for electronics applications. The first is an alkanethiol monolayer that is applied to gold substrates.
- the second is a SAM layer that attaches to SiO 2 /Si surfaces and has a general chemical structure of R(CH 2 ) ⁇ SiX 3 , where R is a surface group, (CH 2 ) n is an alkyl inter-chain, and SiX 3 is the head group that reacts with the SiO 2 /Si substrate, with X being Cl, OCH 3 , OC 2 Hs, or other suitable compounds having hydrogen terminations that can react with surface hydroxide groups or oxygen sites on the SiO 2 surface.
- SAM layers are generally deposited using two different methods. Small SAM layers are deposited onto the surface via vapor exposure processes, while larger SAM layers may be deposited by solution dipping methods, wherein the standard solution is an alkane solvent (e.g. n- Hexane) of about 0.001 M concentration.
- Figure 4 shows a SAM layer 30, comprised of SAM molecules having a function head of an alkyl chain and one or more surface groups in place on the SiO 2 pads 20,
- This SAM layer 30, can be formed by dip patterning in a SAM solution so that the function head reacts with the SiO 2 surface sites.
- a SAM having -SiCl 3 end groups can be chemically absorbed onto the SiO 2 surface through reaction between SiCl 3 head group and surface OH sites or oxygen sites with H terminations.
- Figure 4 also shows surface groups linked by alkyl chains.
- Figure 5 shows a SAM layer 140, deposited with the wells and onto the SiO 2 layer 120.
- catalytic metal molecules e.g. transition metal or rare-earth metal
- ALD methods to deposit the catalytic metal provides for precision digital control of the catalytic metal layer thickness.
- a catalytic bi-metallic layer is preferred, in particular a bi-metallic layer that contains mostly transition metals, such as Ni, Co, Fe, Rd, Rh or Ru, with small amounts of rare-earth or lanthanide metals, such as Y, Ti or La.
- transition metals such as Ni, Co, Fe, Rd, Rh or Ru
- rare-earth or lanthanide metals such as Y, Ti or La.
- metal precursors can be dissolved in organic solvents, such as MCl x or bi-metal mixtures and the catalytic metal can be deposited by a solution dip coating process.
- Figure 6 shows a the process according to the present invention of forming the catalytic metal dots and the CNT growth thereon, hi particular, Step A of Figure 6 shows the deposition of the metal or metal oxide, preferably a bi-metallic layer 40, onto the SAM layer 30, and SiO 2 surface 20.
- Step B of Figure 6 comprises a thermal annealing to remove organic chains and form a nano or sub-nano metal oxide dot 42.
- Step C of Figure 6 comprises thermal reduction in a hydrogen environment to produce active catalytic dot 44.
- Step D of Figure 6 shows SWCNT 50, growth that is size controlled according to the size of the catalytic dot 44.
- the SAM layers described above have end groups that are appropriate for bonding to SiO 2 .
- the surface group R of the SAM is typically an -S end groups that can be chemically absorbed onto the metallic surface.
- the methodology described above can be applied to metal and non-metal surfaces using different head groups of SAM. Some examples of head groups appropriate for different surfaces are shown below in Table 2.
- the SAM layer was used as a deposition template, but can alternatively be used as a mask layer, wherein inert surface group, such as -CH3, are used to mask off patterned areas during metal layer deposition.
- inert surface group such as -CH3
- a SAM layer for formation of precisely controlled catalytic dots.
- Other methods of forming nano or sub-nano catalytic surfaces can also be used, such as micro -contact printing SAM, copolymer templates, opal sphere templates, or nano-porous templates, hi micro-contact printing methods, the SAM layer can be deposited onto a blanket substrate surface without lithographic pattering
- a molded PDMS stamp may have resolution in the 100 nm range and after micro-contact printing, similar metal and CNT processes as discussed above can be carried out.
- additional size reduction from nano-sized pores to sub-nano sized pores by using ALD deposition layers can be achieved.
- An opal sphere template is self-assembled onto the substrate, although the size of the opal is typically in the range of 10-1000 nm.
- an ALD film such as Al 2 O 3 coated between and around the opal, polishing off the top half of the opal and etching off the bottom half, a bowl shaped reverse opal with exposed contact points to a metallic surface is produced, wherein the metallic surface can be a catalytic surface, such as Ni, Co or Fe.
- the present invention provides methods for formation of SWCNT transistors having predetermined unique band gaps and properties for use in future electronics devices.
- the present invention also provides methods for the low temperature growth of metallic CNT for use as interconnects.
- the thermal budget of the substrate is a key parameter because of the temperature limitations on transistor and low-k dielectric materials
- MWCNT that are mostly metallic are the focus with the outcome being growth of MWCNT at temperatures of 400 0 C or less
- the control of catalytic particle sizes is not as critical and therefore, many standard methods of producing catalytic particles in the range of 1-10 nm size can be used. Rather, the critical portion of this aspect of the present invention is the gas phase chemistry, the gas phase activation and the metal catalytic particle performance at low surface temperatures.
- the growth surface can be prepared in the same way noted above using patterned templates, but as noted, since catalyst particle size is not as critical, conventional methods for producing larger metallic particles without tight control over their size can also be used.
- a thin layer of metallic or alloy film such as Ni
- ALD atomic layer deposition
- sputtering or evaporating methods to produce either metal or metal oxide layers having a typical layer thickness of a few nm.
- Catalytic particles are formed after thermal processing of the deposited metal film. The size of the particle is determined by the metal film thickness and the materials of both metal and substrate layer.
- Metal particles can also be formed from solution-based processes wherein the substrate can be coated with either a metal precursor from solution or metallic particles with predetermined size distribution. Active catalytic particles are generated by thermal processing.
- the low temperature growth of CNT according to the present invention is realized by using low temperature catalytic metal or metal alloys, hi particular, according to one embodiment of the present invention, a carbon precursor is dissolved onto a transition metal surface.
- the diffusion rate of carbon in melting metal is very high and there is no stable carbide phase but instead a metastable phase, e.g. Ni 3 C, and therefore, the carbon advantageously saturates the melting metal surface.
- a graphite sheet is preferable.
- CNT growth occurs on the catalytic surface.
- the addition of minor amounts of rare earths or Lanthanides can help to dissolve carbon by forming carbide phases. Further, the addition of some elements, such as sulfur, allows for the reduction of the eutectic temperature of the catalytic alloy to be reduced from that of a single metal-carbon mixture.
- the present invention particularly relies on the thermodynamics of carbon- metal alloy systems to provide the low melting temperature compositions.
- Catalytic alloys that contain mainly transition metals, such as Ni, Co, Fe, Ru, Rh or Pd, with minor components of other metals and non-metals are preferred.
- Other metals can be chooses from Y, Ti or La, while the non-metals can be Si, P or S. All of these possible additions can help to form low temperature eutectic points.
- the use of supporting dielectric/conductive materials for metallic catalysts is also important for promoting CNT growth.
- the present invention controls the gas phase chemistry and activation by using highly reactive carbon precursors, such as acetylene C 2 H 2 , ethylene C 2 H 4 or unsaturated C n H 1n (2 ⁇ n ⁇ 12; 2 ⁇ m ⁇ 12) compounds as CVD precursors for the process.
- highly reactive carbon precursors such as acetylene C 2 H 2 , ethylene C 2 H 4 or unsaturated C n H 1n (2 ⁇ n ⁇ 12; 2 ⁇ m ⁇ 12) compounds
- alcohol and CO based chemistries can also be applied.
- the C n H m precursors contain the C 2 -type building blocks necessary for CNT growth.
- Hydrogen gas may be used as a dilution and cleaning gas to keep catalytic surfaces active. Trace of oxidants, such as H 2 O, can held to suppress non- CNT carbon growth.
- the dissociation energies of several carbon precursors and reactions useful in the processes of the present invention are shown in Table 3.
- Reduction of the substrate deposition temperature can also be aided by pre- activation of the carbon precursor.
- the substrate deposition temperature reduction is achieved in part because pre-activation of the carbon precursor allows sharing of the thermal burden from the substrate.
- PECVD plasma enhanced CVD
- "soft" activation methods that preserve the radical C 2 building blocks after being partially stripped of hydrogen atoms are preferred.
- Acceptable methods of soft activation for use in the present invention include remote plasma, photo-assisted, and hot-wire. For example, growth of CNT using a single W filament as a hot wire has been reported. By passing 20-25 A of electric current at 20V, the W filament reached a temperature of about 2000 0 C.
- the deposition temperature of CNT can then proceed in the temperature range of 450- 600 0 C.
- the use of other single wires, e.g. Fe wire has also been reported.
- an array of catalytic wires assembled either on the top space of the substrate or at the upper stream of the deposition surfaces is used.
- the metal wire array can be made from W, Pt, Ni, Co, Fe, alloys or combinations thereof.
- the processes of the present invention provide a means to achieve size selected semiconducting SWCNT growth for transistor channels by accurately controlling the size of catalyst growth sites. This results in ability to selectively grow SWCNT channels that exhibit particular properties as desired for next generation electronics devices.
- the present invention also provides methods for achieving low temperature, e.g. less than 400 0 C, growth of MWCNT on substrates for use as interconnects through the use of selected low temperature carbon precursors.
- the methods according to the present invention overcome a number of disadvantages and problems in achieving these goals associated with prior art methods.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Nanotechnology (AREA)
- Materials Engineering (AREA)
- Organic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Manufacturing & Machinery (AREA)
- Composite Materials (AREA)
- Carbon And Carbon Compounds (AREA)
Abstract
L'invention porte sur des techniques améliorées pour la croissance de nanotubes de carbone. Ces procédés comprennent le contrôle de la dimension de nanotubes de carbone à paroi unique semi-conducteurs par le contrôle de la dimension des particules catalytiques sur lesquelles les nanotubes de carbone sont développés. En outre, l'invention porte sur des procédés de croissance de nanotubes de carbone à multiples parois à basses températures pour une utilisation en tant qu'éléments d'interconnexions.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US98608607P | 2007-11-07 | 2007-11-07 | |
US60/986,086 | 2007-11-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009061642A1 true WO2009061642A1 (fr) | 2009-05-14 |
Family
ID=40626125
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/081495 WO2009061642A1 (fr) | 2007-11-07 | 2008-10-29 | Améliorations de la croissance de nanotubes de carbone |
Country Status (2)
Country | Link |
---|---|
TW (1) | TW200936498A (fr) |
WO (1) | WO2009061642A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104609386A (zh) * | 2013-11-05 | 2015-05-13 | 北京大学 | 单壁碳纳米管的定位生长方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030089899A1 (en) * | 2000-08-22 | 2003-05-15 | Lieber Charles M. | Nanoscale wires and related devices |
US20040005269A1 (en) * | 2002-06-06 | 2004-01-08 | Houjin Huang | Method for selectively producing carbon nanostructures |
US20060115640A1 (en) * | 2002-09-10 | 2006-06-01 | Yodh Arjun G | Process and applications of carbon nanotube dispersions |
-
2008
- 2008-10-29 WO PCT/US2008/081495 patent/WO2009061642A1/fr active Application Filing
- 2008-11-07 TW TW097143257A patent/TW200936498A/zh unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030089899A1 (en) * | 2000-08-22 | 2003-05-15 | Lieber Charles M. | Nanoscale wires and related devices |
US20040005269A1 (en) * | 2002-06-06 | 2004-01-08 | Houjin Huang | Method for selectively producing carbon nanostructures |
US20060115640A1 (en) * | 2002-09-10 | 2006-06-01 | Yodh Arjun G | Process and applications of carbon nanotube dispersions |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104609386A (zh) * | 2013-11-05 | 2015-05-13 | 北京大学 | 单壁碳纳米管的定位生长方法 |
CN104609386B (zh) * | 2013-11-05 | 2017-01-11 | 北京大学 | 单壁碳纳米管的定位生长方法 |
Also Published As
Publication number | Publication date |
---|---|
TW200936498A (en) | 2009-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7582507B2 (en) | Catalyst support substrate, method for growing carbon nanotubes using the same, and the transistor using carbon nanotubes | |
JP5607693B2 (ja) | 基板上にナノ粒子を位置付けるための方法 | |
US6656339B2 (en) | Method of forming a nano-supported catalyst on a substrate for nanotube growth | |
JP4658947B2 (ja) | 化学気相堆積を用いるカーボンナノチューブの直径を制御する方法及び電界効果トランジスタの製造方法 | |
JP5412294B2 (ja) | 原子層堆積法によりサイズ制御され空間的に分散されるナノ構造の製造方法 | |
KR100455297B1 (ko) | 무기물 나노튜브 제조방법 | |
JP5329800B2 (ja) | 触媒ナノ粒子の制御および選択的な形成 | |
KR100850650B1 (ko) | 금속입자의 고정 방법, 및 이 고정 방법을 각각 사용하는금속입자 함유 기판의 제조 방법, 탄소 나노튜브 함유기판의 제조 방법 및 반도체 결정성 로드 함유 기판의 제조방법 | |
US20060222850A1 (en) | Synthesis of a self assembled hybrid of ultrananocrystalline diamond and carbon nanotubes | |
US20060067872A1 (en) | Method of preparing catalyst base for manufacturing carbon nanotubes and method of manufacturing carbon nanotubes employing the same | |
JP2009508325A (ja) | ナノ構造体に基づく相互接続および熱の散逸体 | |
JP2007105822A (ja) | 原子スケール金属ワイヤもしくは金属ナノクラスター、およびこれらの製造方法 | |
WO2009061642A1 (fr) | Améliorations de la croissance de nanotubes de carbone | |
JP5218958B2 (ja) | 準結晶触媒を用いるカーボンナノチューブ合成法 | |
KR101399347B1 (ko) | 탄소나노튜브 이용한 나노 채널 제조 방법 및 이를 이용한 나노 구조물 | |
JP2004051432A (ja) | カーボンナノチューブの製造用基板及びそれを用いたカーボンナノチューブの製造方法 | |
Alameri et al. | Mask-free fabrication and chemical vapor deposition synthesis of ultrathin zinc oxide microribbons on Si/SiO2 and 2D substrates | |
JP2005126323A (ja) | 触媒担持基板、それを用いたカーボンナノチューブの成長方法及びカーボンナノチューブを用いたトランジスタ | |
US7641884B2 (en) | Method for fabricating carbon nanotubes and carbon nano particles | |
JP4948939B2 (ja) | カーボンナノチューブの合成方法、シリコン基板、電子源および電界放出型ディスプレイ | |
US20190319191A1 (en) | Self-assembly of nanostructures | |
JP2004190183A (ja) | 長周期構造を有する窒化ホウ素ナノ繊維およびその製造方法 | |
TWI474972B (zh) | 製作奈米碳管之方法、用以成長奈米碳管之試片以及奈米碳管元件 | |
Maisha et al. | Formation mechanism of two-dimensional hexagonal silica on SiO2/Si substrate | |
TW200805415A (en) | Electron emitter and method for making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08847712 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08847712 Country of ref document: EP Kind code of ref document: A1 |