WO2008149508A1 - 半導体モジュールおよび携帯機器 - Google Patents
半導体モジュールおよび携帯機器 Download PDFInfo
- Publication number
- WO2008149508A1 WO2008149508A1 PCT/JP2008/001316 JP2008001316W WO2008149508A1 WO 2008149508 A1 WO2008149508 A1 WO 2008149508A1 JP 2008001316 W JP2008001316 W JP 2008001316W WO 2008149508 A1 WO2008149508 A1 WO 2008149508A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor module
- portable devices
- semiconductor device
- substrate
- rectangular
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09136—Means for correcting warpage
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09418—Special orientation of pads, lands or terminals of component, e.g. radial or polygonal orientation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10545—Related components mounted on both sides of the PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
- H10W44/203—Electrical connections
- H10W44/223—Differential pair signal lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
- H10W70/654—Top-view layouts
- H10W70/655—Fan-out layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
- H10W70/654—Top-view layouts
- H10W70/656—Fan-in layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
- H10W90/22—Configurations of stacked chips the stacked chips being on both top and bottom sides of a package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/602,462 US8110929B2 (en) | 2007-05-31 | 2008-05-27 | Semiconductor module |
| JP2009517699A JP5313887B2 (ja) | 2007-05-31 | 2008-05-27 | 半導体モジュールおよび携帯機器 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007146258 | 2007-05-31 | ||
| JP2007-146258 | 2007-05-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2008149508A1 true WO2008149508A1 (ja) | 2008-12-11 |
Family
ID=40093340
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2008/001316 Ceased WO2008149508A1 (ja) | 2007-05-31 | 2008-05-27 | 半導体モジュールおよび携帯機器 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8110929B2 (ja) |
| JP (1) | JP5313887B2 (ja) |
| WO (1) | WO2008149508A1 (ja) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011016157A1 (ja) * | 2009-08-07 | 2011-02-10 | パナソニック株式会社 | 半導体装置および電子装置 |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7859092B2 (en) * | 2007-01-02 | 2010-12-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structures |
| JP2011029451A (ja) * | 2009-07-27 | 2011-02-10 | Fujitsu Ltd | プリント配線基板、電子機器、およびプリント配線基板の製造方法 |
| US8737080B2 (en) * | 2011-01-14 | 2014-05-27 | Qualcomm Incorporated | Modular surface mount package for a system on a chip |
| US20120313213A1 (en) * | 2011-06-07 | 2012-12-13 | Raytheon Company | Polygon shaped power amplifier chips |
| US20130256883A1 (en) * | 2012-03-27 | 2013-10-03 | Intel Mobile Communications GmbH | Rotated semiconductor device fan-out wafer level packages and methods of manufacturing rotated semiconductor device fan-out wafer level packages |
| CN102842574A (zh) * | 2012-07-03 | 2012-12-26 | 日月光半导体制造股份有限公司 | 用于堆叠的半导体封装构造 |
| US20190355697A1 (en) * | 2018-05-18 | 2019-11-21 | Mediatek Inc. | Electronic package for high-data rate communication applications |
| US11222850B2 (en) * | 2019-05-15 | 2022-01-11 | Mediatek Inc. | Electronic package with rotated semiconductor die |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07335826A (ja) * | 1994-04-15 | 1995-12-22 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JPH11186326A (ja) * | 1997-12-24 | 1999-07-09 | Shinko Electric Ind Co Ltd | 半導体装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0149798B1 (ko) | 1994-04-15 | 1998-10-01 | 모리시다 요이치 | 반도체 장치 및 그 제조방법과 리드프레임 |
| KR100467946B1 (ko) * | 1997-01-24 | 2005-01-24 | 로무 가부시키가이샤 | 반도체 칩의 제조방법 |
| JP2003324180A (ja) | 1997-09-16 | 2003-11-14 | Matsushita Electric Ind Co Ltd | 半導体装置の実装体 |
| US6376914B2 (en) * | 1999-12-09 | 2002-04-23 | Atmel Corporation | Dual-die integrated circuit package |
| JP2004023045A (ja) | 2002-06-20 | 2004-01-22 | Matsushita Electric Ind Co Ltd | 両面実装方法およびチップ実装基板 |
| US7341887B2 (en) * | 2004-10-29 | 2008-03-11 | Intel Corporation | Integrated circuit die configuration for packaging |
| JP4738996B2 (ja) * | 2004-12-13 | 2011-08-03 | キヤノン株式会社 | 半導体装置 |
| JP4827556B2 (ja) * | 2005-03-18 | 2011-11-30 | キヤノン株式会社 | 積層型半導体パッケージ |
| US7859092B2 (en) * | 2007-01-02 | 2010-12-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structures |
-
2008
- 2008-05-27 US US12/602,462 patent/US8110929B2/en not_active Expired - Fee Related
- 2008-05-27 JP JP2009517699A patent/JP5313887B2/ja not_active Expired - Fee Related
- 2008-05-27 WO PCT/JP2008/001316 patent/WO2008149508A1/ja not_active Ceased
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07335826A (ja) * | 1994-04-15 | 1995-12-22 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JPH11186326A (ja) * | 1997-12-24 | 1999-07-09 | Shinko Electric Ind Co Ltd | 半導体装置 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011016157A1 (ja) * | 2009-08-07 | 2011-02-10 | パナソニック株式会社 | 半導体装置および電子装置 |
| US8493765B2 (en) | 2009-08-07 | 2013-07-23 | Panasonic Corporation | Semiconductor device and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| US20100252936A1 (en) | 2010-10-07 |
| US8110929B2 (en) | 2012-02-07 |
| JP5313887B2 (ja) | 2013-10-09 |
| JPWO2008149508A1 (ja) | 2010-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200618321A (en) | Methods and devices for fabricating and assembling printable semiconductor elements | |
| TW200943512A (en) | Multi-chip stack package | |
| WO2008057671A3 (en) | Electronic device including a conductive structure extending through a buried insulating layer | |
| TW200721399A (en) | Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device | |
| WO2002063656A3 (en) | Chemical monolayer and micro-electronic junctions and devices containing same | |
| WO2008093414A1 (ja) | 半導体装置及びその製造方法 | |
| WO2008103331A3 (en) | Wide-bandgap semiconductor devices | |
| WO2008027709A3 (en) | Microelectronic device having interconnects and conductive backplanes | |
| WO2008146603A1 (ja) | 半導体装置およびその製造方法、ならびにディスプレイ装置およびその製造方法 | |
| WO2007106634A3 (en) | Semiconductor device packaging | |
| TW200603374A (en) | Semiconductor device and method of manufacturing the same | |
| WO2008143138A1 (ja) | 配線基板、半導体パッケージ及び電子機器 | |
| WO2009072226A1 (ja) | 可撓性を有する表示装置 | |
| JP2010251663A5 (ja) | ||
| WO2009048154A1 (ja) | 半導体装置及びその設計方法 | |
| WO2009019920A1 (ja) | 回路基板及び表示装置 | |
| EP2075840A3 (en) | Protection layer for wafer dicing and corresponding | |
| WO2008126468A1 (ja) | 半導体装置及び半導体装置の製造方法 | |
| WO2009038950A3 (en) | Flexible circuit board, manufacturing method thereof, and electronic device using the same | |
| TW200729436A (en) | Integrated circuit device | |
| TW200631150A (en) | Semiconductor device, display module, and manufacturing method of semiconductor device | |
| ATE519229T1 (de) | Einrichtung mit einem sensormodul | |
| TW200703523A (en) | Semiconductor device with low CTE substrates | |
| EP1318546A4 (en) | SEMICONDUCTOR COMPONENT | |
| MX2007003615A (es) | Circuito integrado y metodo de fabricacion. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08763916 Country of ref document: EP Kind code of ref document: A1 |
|
| ENP | Entry into the national phase |
Ref document number: 2009517699 Country of ref document: JP Kind code of ref document: A |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 12602462 Country of ref document: US |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 08763916 Country of ref document: EP Kind code of ref document: A1 |