WO2007146583A2 - Method of designing an application specific probe card test system - Google Patents

Method of designing an application specific probe card test system Download PDF

Info

Publication number
WO2007146583A2
WO2007146583A2 PCT/US2007/069810 US2007069810W WO2007146583A2 WO 2007146583 A2 WO2007146583 A2 WO 2007146583A2 US 2007069810 W US2007069810 W US 2007069810W WO 2007146583 A2 WO2007146583 A2 WO 2007146583A2
Authority
WO
WIPO (PCT)
Prior art keywords
probe card
test
duts
signals
fpga
Prior art date
Application number
PCT/US2007/069810
Other languages
French (fr)
Other versions
WO2007146583A3 (en
Inventor
Charles A. Miller
Matthew E. Chraft
Roy J. Henson
Original Assignee
Formfactor, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Formfactor, Inc. filed Critical Formfactor, Inc.
Priority to EP07797802.1A priority Critical patent/EP2032998A4/en
Priority to JP2009515555A priority patent/JP5180199B2/en
Publication of WO2007146583A2 publication Critical patent/WO2007146583A2/en
Publication of WO2007146583A3 publication Critical patent/WO2007146583A3/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuits
    • G01R31/31903Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31905Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G01R31/2889Interfaces, e.g. between probe and tester
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuits
    • G01R31/31917Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R35/00Testing or calibrating of apparatus covered by the other groups of this subclass

Definitions

  • Embodiments of the present invention relate to programming of test systems with probe cards. More particularly, embodiments of the present invention relate to probe cards with on board features used to test integrated circuits (ICs) on a wafer.
  • ICs integrated circuits
  • a wafer testing device typically includes a probe card with probes for electrically contacting pads of ICs on the wafer.
  • the location of the IC contact pads on a wafer, as well as the signals that need to be sent for testing are different for each IC design.
  • the length of test lines and components on the probe card should also be considered to best interpret test results.
  • Cost considerations for the test equipment are also important, so designers typically attempt to make only test signal software changes and changes to the probe cards to accommodate different wafer layouts, since replacement of the main test system controller components and operating software are significantly more expensive. Conventional steps to design and program a test system to accommodate different IC configurations on a wafer are considered to follow.
  • a design engineer initially develops a design specification (70) abstractly describing the overall architecture of the IC and then develops a high-level hardware description language (HDL) model of the IC (72).
  • the design engineer also programs a circuit simulator (74) to simulate circuit behavior based on the HDL circuit model. Thereafter, the design engineer usually employs computer-aided logic synthesis tools
  • a netlist model typically describes the behavior of circuit components based on models provided by a cell library (80).
  • Each cell of cell library (80) includes both netlist-level behavioral models and structural models (mask layouts) for each circuit component that may be incorporated into an IC.
  • Cell library (80) may include cells describing low level circuit components such as individual resistors and transistors as well as higher level standard circuit components such as logic gates, memories and central processing units.
  • the design engineer uses a simulator and other tools to verify circuit operation based on the netlist model (82) and may iteratively adjust the HDL model to produce a netlist model that satisfies various constraints.
  • each component cell of cell library (84) also includes a structural model (mask layout) of the circuit component that can be incorporated into the IC layout.
  • the computer aided design (CAD) tools vary the IC design, subjecting each variation to simulation and verification (88) to determine how well it satisfies the specification.
  • the floorplan output is a structural model of the IC in the form of a set of masks telling an IC manufacturer how to fabricate the various layers of the IC.
  • a replaceable probe card is typically constructed as an interface between a test system controller and the wafer since cost for structural modifications to a test system controller are significantly higher.
  • the probe card includes probes and internal channel routing lines to link the probes to connectors linking to the test system controller. Components such as switches and capacitors may be included in the channel paths. Placement and routing of channels is performed prior to creation of masks for fabricating layers of the probe card.
  • probe cards can be created and fabricated using a number of methods to create micro-electromechanical systems (MEMs) with probe elements, the probes including, for example, lithographic spring contacts, wire bonds, needle probes and cobra probes.
  • MEMs micro-electromechanical systems
  • the test system controller can then be programmed to generate appropriate test signals to provide through the channels of the probe card, and to analyze signals received to interpret test results.
  • Fig. 2 shows a block diagram of a typical test system using a probe card for testing devices under test (DUTs) on a semiconductor wafer.
  • the test system includes a test system controller 4, which may be an Automatic Test Equipment (ATE) tester or general purpose computer, connected by a communication cable 6 to a test head 8.
  • the test system further includes a prober 10 made up of a stage 12 for mounting a wafer 14 being tested, the stage 12 being movable to contact the wafer 14 with probes 16 on a probe card 18.
  • the prober 10 includes the probe card 18 supporting probes 16 which contact DUTs formed on the wafer 14.
  • test signals are generated by the test system controller 4 and transmitted through the communication cable 6, test head 8, probe card 18, probes 16 and ultimately to DUTs on the wafer 14.
  • Test data provided from the test system controller 4 is divided into the individual test channels provided through the cable 6 and separated in the test head 8 so that each channel is carried to a separate one of the probes 16.
  • the channels from the test head 8 are linked by flexible cable connectors 24 to the probe card 18.
  • the probe card 18 then links each channel to a separate one of the probes 16.
  • Test results are then provided from DUTs on the wafer back through the probe card 18 to the test head 8 for transmission back to the test system controller 4. Once testing is complete, the wafer is diced up to separate the DUTs.
  • Fig. 3 shows a cross sectional view of components of a typical probe card 18.
  • the probe card 18 is configured to provide both electrical pathways and mechanical support for the spring probes 16 that will directly contact the wafer.
  • the probe card electrical pathways are provided through a printed circuit board (PCB) 30, an interposer 32, and a space transformer 34.
  • Test data from the test head 8 is provided through flexible cable connectors 24 typically connected around the periphery of the PCB 30.
  • Channel transmission lines 40 distribute signals from the connectors 24 horizontally in the PCB 30 to contact pads on the PCB 30 to match the routing pitch of pads on the space transformer 34.
  • the interposer 32 includes a substrate 42 with spring probe electrical contacts 44 disposed on both sides.
  • the interposer 32 electrically connects individual pads on the PCB 30 to pads forming a land grid array (LGA) on the space transformer 34.
  • Traces 46 in a substrate 45 of the space transformer 34 distribute or "space transform" connections from the LGA to spring probes 16 configured in an array.
  • Mechanical support for the electrical components is provided by a back plate 50, bracket (Probe Head Bracket) 52, frame (Probe Head Stiffener Frame) 54, leaf springs 56, and leveling pins 62.
  • the back plate 50 is provided on one side of the PCB 30, while the bracket 52 is provided on the other side and attached by screws 59.
  • the leaf springs 56 are attached by screws 58 to the bracket 52.
  • the leaf springs 56 extend to movably hold the frame 54 within the interior walls of the bracket 52.
  • the frame 54 then includes horizontal extensions 60 for supporting the space transformer 34 within its interior walls.
  • the frame 54 surrounds the probe head and maintains a close tolerance to the bracket 52 such that lateral motion is limited.
  • Leveling pins 62 complete the mechanical support for the electrical elements and provide for leveling of the space transformer 34.
  • the leveling pins 62 are adjusted so that brass spheres 66 provide a point contact with the space transformer 34.
  • the spheres 66 contact outside the periphery of the LGA of the space transformer 34 to maintain isolation from electrical components.
  • Leveling of the substrate is accomplished by precise adjustment of these spheres through the use of advancing screws, or leveling pins 62.
  • the leveling pins 62 are screwed through supports 65 in the back plate 50 and PCB 30.
  • FIG. 4 shows an exploded assembly view of components of the probe card of Fig. 3.
  • Fig. 5 shows a perspective view of the opposing side of PCB 30 from Fig. 4, illustrating the arrangement of connectors 24 around its periphery.
  • Test systems are typically used in one instance to test memory components, such as dynamic random access memory (DRAM) on a wafer during manufacture while ICs are still in the form of a die on the wafer before the wafer is diced up into individual chips.
  • DRAM dynamic random access memory
  • "Repairable" DRAMs typically have one or more "spare" rows or columns of memory cells that can replace a row or column with defective cells.
  • Wafer testing can include a "redundancy analysis” to determine how to best allocate spare rows or columns to replace the rows or columns containing defective cells.
  • the memory is then repaired using lasers or other means to appropriately alter signal path routing within the IC so that spare rows and/or columns of cells are substituted for rows and columns having defective cells.
  • the wafer When the IC has no repairable memory, the wafer is "diced” to separate the individual die and packaged.
  • the packaged IC may be subjected to a "burn-in” process wherein it is heated in an oven to place it under the kind of heat and voltage stress that it may encounter in its working environment.
  • a limitation of a typical test system controller with increased density of DUTs on a wafer is that not all DUTs can be tested during a single touch down of a probe card. With advancing technology, more DUTs are fabricated on a single wafer. To avoid the cost of a new test system controller, multiple touchdowns of a test system to the wafer are performed. Multiple touch downs, however, may be undesirable since touchdowns increase the likelihood of damaging the wafer, and touch downs further increase wear on the probes in the test system, which may be expensive to replace.
  • a method is provided to design and program a probe card with one or more intelligent on board features.
  • On board features of the probe card can include at least one or more of the following: (a) a control component such as a microcontroller, processor, or FPGA included on the probe card; (b) stacked or vertically oriented daughter cards provided between test system controller connections which form an outline area on the PCB of the probe card, the stacked daughter cards to accommodate test circuit components; (c) test functions provided using the on board microcontroller or FPGA and associated multiplexers and D/A converters; and (d) use of a communications bus between a microcontroller or FPGA provided on the probe card and the test system controller.
  • a test system can be configured to perform burn-in testing of ICs on a wafer before it is diced up.
  • Burn-in test components can be provided directly on the probe card, or on one or more stacked daughter cards attached to a main probe card.
  • only burn-in testing can be performed to limit the test system components needed, possibly eliminating the need for a complex ATE type test system controller.
  • Test circuitry can be provided on the probe card, along with an external power supply and a personal computer to interface with the test circuitry to eliminate the need for the ATE type tester.
  • simplified probe cards can be added to a frame or cassettes, with all probe cards in the frame controlled using a single personal computer or host controller.
  • Fig. 1 illustrates a typical prior art process of designing and fabricating an IC on a wafer
  • Fig. 2 shows a block diagram of a typical test system using a probe card for testing devices under test (DUTs) on a semiconductor wafer
  • Fig. 3 shows a cross sectional view of a components of a typical probe card
  • Fig. 4 shows an exploded assembly view of components of the probe card of Fig. 3;
  • Fig. 5 shows a perspective view of the opposing side of PCB from Fig. 4;
  • Fig. 6 shows a cross sectional view of a probe card, modified from the probe card configuration shown in Fig. 3 to include on board components that can be programmed to perform testing in accordance with some embodiments of the present invention
  • Fig. 7 shows a circuit diagram for components of the probe card of Fig. 6 in accordance with some embodiments of the present invention
  • Fig. 8 shows another circuit diagram for components of the probe card of Fig. 6 in accordance with some embodiments of the present invention
  • Fig. 8A shows an alternative circuit diagram illustrating a probe card with parallel to serial conversion on a daughter card and conversion back from serial to parallel on the main PCB for distributing to the DUTs in accordance with some embodiments of the present invention
  • Fig. 9 illustrates a test system setup according to some embodiments of the present invention where testing is substantially reduced to burn-in testing to reduce the test circuit components needed;
  • Fig. 10 shows embodiments of circuitry that can be included on the probe card of Fig. 9 to perform burn-in testing of non- volatile memory.
  • Fig. 11 shows embodiments of the present invention with an FPGA providing the function of components described with respect to Fig. 10 for testing of non- volatile memory elements along with interfacing to a test controller and power supply;
  • Fig. 12 illustrates further embodiments of the present invention, where a number of probe cards are connectable together in a frame to form a single prober.
  • Fig. 6 shows a cross sectional view of a probe card, modified from the probe card configuration shown in Fig. 3 to include on board components that can be programmed to perform testing in accordance with some embodiments of the present invention.
  • the probe card includes two daughter cards 100.
  • the daughter cards 100 are shown in Fig. 6 as connected by stacked connectors 104 1 _ 4 .
  • two daughter cards 100 are shown, a single card, more than two cards, or only a PCB without daughter cards 100 can be used to support on-board intelligent circuitry.
  • the daughter cards 100 can be provided in available spacing between test system controller interface connectors 24.
  • the test system controller (not shown) attached using connectors 24 can limit the height above the connectors 24 within which the daughter cards can be stacked.
  • an opening can be provided in the back plate 50, forming an outline area where the daughter cards 100 can be connected to the base PCB 30.
  • the area of the probe card available for daughter cards is generally dictated by the test system controller connection and prober constraints in accordance with some embodiments of the invention.
  • board area to accommodate additional circuitry for the architecture in accordance with embodiments of the present invention can be obtained by stacking additional daughter cards 100 within the outline area of the probe card 18. In some alternative embodiments not shown in Fig.
  • the placement of daughter cards is not limited within the periphery defined by the interface connectors 24. In some embodiments, one or more daughter cards can be placed outside the periphery defined by the interface connectors 24.
  • the stacked connectors 104 1 _ 4 provide spacing for one or more discrete components
  • the discrete components 114 can include different types of components, for example, one or more bypass capacitors for power supply lines. In some embodiments, these types of discrete components 112 can also or alternatively be provided on the space transformer 34. In some embodiments, the discrete components 112 can be decoupling capacitors. To accommodate the discrete components 112, a number of spring contacts 44 can be removed from the interposer 32, and rerouting of lines provided in the space transformer 34. One or more discrete components 112 such as decoupling capacitors can be placed in close proximity to lines carrying power to probes 16 to increase capacitance on the power lines that affect test results. By being placed in close proximity to where capacitance will improve the decoupling, smaller capacitances can be used for the capacitors.
  • the daughter cards 100 in some embodiments can include discrete components 114 that can be one or more microcontrollers. Although shown on daughter card 100, similar microcontrollers can be provided on one or more of the daughter cards 100, base PCB 30, and space transformer 34.
  • the microcontroller may be any of a variety of programmable controllers including a microprocessor, sequencer, Field Programmable Gate Array (FPGA), Programmable Logic Device (PLD), Digital Signal Processor (DSP) or other controller or device that can be programmed/configured as a controller for generating and providing test or control signals to electrical circuits.
  • the microcontroller is the Microchip PIC18FXX20 with A/D capability available from Microchip Technology, Inc. of Chandler, Arizona.
  • the discrete components 114 on a daughter card 100 or base PCB 30, or discrete components 112 on the space transformer 34 can include one or more memories for use by the microcontroller, or by another processor either on the probe card, or other type of discrete components 112, 114, or components external to the probe card.
  • the memory can be a random access memory (RAM) providing temporary storage, or a device providing more permanent storage such as a flash memory.
  • RAM random access memory
  • the memory can also be the configuration memory for an FPGA, or memory device provided on-board the microcontroller.
  • the memory can be programmed to include test vectors or a test program.
  • the memory can include code to generate test signals and interpret test results based on test signals received, as well as provide for test system configuration.
  • a temperature control system can be included along with the discrete components 114 on the daughter cards 100, or on the base PCB 30.
  • the temperature control system can include temperature sensors, along with heat sinks, fans, electric coolers, heaters, or other devices needed to maintain component temperatures within a desired range.
  • Discrete components 112 and 114 can additionally include one or more voltage regulators, DC/DC converters, relays, multiplexers, switches, D/A converters, A/D converters, shift registers, etc. Examples of discrete components 114 according to some embodiments of the invention are shown in the circuit diagrams of Fig. 7 and Fig. 8.
  • FIG. 7 some embodiments of the space transformer 34 are shown including thin film resistors 120i_4 placed in series with each probe to provide an input to respective DUTs 124 1-4 .
  • the resistors 120i_4 in the space transformer 34 are placed in series with an input of each DUT 124 1 _ 4 to aid in isolating failed or shorted DUTs from good DUT inputs.
  • the space transformer 34 illustrated in Fig. 6, can be a multi-layer ceramic substrate, or can be made up of a multi-layer organic substrate, with the thin film material forming resistors 120i_4 provided on one or more layers in the path of routing lines to the probes.
  • An exemplary DUT isolation resistor is described in U.S. Patent No. 6,603,323, entitled "Closed- Grid Bus Architecture For Wafer Interconnect Structure" to Miller, et al., issued August 5, 2003.
  • buffers can be placed in series with each DUT input to isolate failed DUTs, as described in U.S. Application No. 10/693,133, entitled “Isolation Buffers With Controlled Equal Time Delay” to Miller, et al., as filed October 23, 2003. Circuitry is then included on the base PCB 30 or daughter card 100 to assure the delay provided in each line having a buffer is uniform, with the circuitry as described in U.S. Application No. 10/693,133, referenced previously.
  • PUT Power Isolation And Power Control A system can be limited in the number of DUT power supplies it has available for use.
  • a failed or shorted DUT may affect other, good devices connected to the same test system controller power supply. It can be useful to control the power provided by a power supply driving multiple DUTs since a reduction of power can occur with each channel branch added.
  • some embodiments of the present invention use voltage regulators 130i_4, current limiters or switches in series with each DUT power pin to isolate failed DUTs. Although Fig. 7 shows four voltage regulators, there could be more or less than four. Further, although shown provided from the test system controller 4, power can be provided from separate power supplies through a DC/DC converter 134 to voltage regulators 130i_4.
  • the voltage regulators 130i_4 can have power supplied from the test system controller power supply line 132 and distribute power from the power supply line 132 to power multiple DUTs 124i_4.
  • the voltage regulators 130i_4 function to isolate failed DUTs from the good DUTs by detecting current surges caused by a DUT with a short, or similar fault, and then cutting off or limiting current to the failed DUT.
  • the voltage regulators 130i_4 can alternatively be switches or current limiters with similar feedback enabling isolation of a failed DUT.
  • some embodiments of the present invention provide for programmable components to increase power from a DUT power supply channel to better enable a single power supply to drive multiple DUTs.
  • a DC-DC converter 134 can be provided on daughter card 100 between the test system controller 4 and the DUT voltage regulators 130i_ 4 to provide additional DUT power.
  • the test system controller 4 has a power supply that typically provides a programmable voltage output with a fixed maximum current. Many DUTs operate at lower voltages than supplied by the test system controller 4.
  • the test system controller 4 can be programmed to a higher voltage and the DC-DC converter 134 can regulate down to a lower voltage and higher current enabling the power supply of the test system controller to drive more DUTs. If a stand alone PC is used in place of the test system controller 4, it can operate at a lower current reducing wiring carrying negative currents.
  • some embodiments of the present invention provide for calibration and monitoring of the voltage regulators 130i_4, as well as other probe card components.
  • the microcontroller 110 is shown in Fig. 7 connected to monitor, for example, the output of voltage regulators voltage regulators 130i_4 to determine when current is cut off due to a DUT failure.
  • the microcontroller 110, or other processor or discrete components of the probe card can be configured to calibrate the voltage regulators 130i_4. Control signals can then be provided from the microcontroller 110 or other component to control the voltage output through the regulators 130i_4.
  • Parallelism in DUT testing can be provided by fan out of test signals in the probe card and portions of test functionality can be moved onto the probe card.
  • Features on the probe card can be provided to insure probe card test function integrity without requiring additional test system controller functionality.
  • the test system controller can generally monitor each channel for integrity. When a single test system controller channel is distributed over branches to multiple DUTs, and components are added in the channel branches to isolate DUTs, probe card integrity checks made by the test system controller designed for the single undistributed channel may no longer be valid checks of the test system. Accordingly, as shown in Fig.
  • some embodiments of the present invention perform self testing of components on distributed channels as well as probe card components such as the microcontroller 110, serial-parallel register (controller) 146, multiplexers 140 and 142, D/ A converter 144, A/D converter 147 and other circuit components of the probe card to assure integrity of the test functions added to the probe card.
  • probe card components such as the microcontroller 110, serial-parallel register (controller) 146, multiplexers 140 and 142, D/ A converter 144, A/D converter 147 and other circuit components of the probe card to assure integrity of the test functions added to the probe card.
  • the modes of operation performed with the microcontroller 110, or processing units on other daughter cards or the base PCB 30 can provide for self test allowing the individual daughter card PCB assemblies and base PCB assembly to be tested.
  • Control software in a memory of the microcontroller 110 can provide for self testing. Test results can then be reported from the microcontroller 110 to the test system controller 4, or other user interface (not shown) such as a personal computer external to the probe card 18.
  • the microcontroller 110 can also include a programmable mode allowing the probe card to be reconfigured to allow probe card testing using standard probe card test metrology tools.
  • a standard metrology tool which may be used is the probeWoRx system manufactured by Applied Precision Inc. Such a tool may require hardware or software modifications to work in concert with test features placed in the probe card.
  • Use of a probe card with such programmable modes allows self test to be performed while the probe card is installed in a test system in a wafer test environment.
  • the microcontroller 110 can include a mode to monitor and report a "health" or performance of the probe card 18 in real time or near-real time.
  • the microcontroller 110 is shown in Fig. 7 receiving the output of voltage regulators 130i_4 where the "health" of a DUT is related to whether the DUT has failed.
  • the "health" of a DUT may be related to other parametric information. Circuitry on the probe card to provide for calibration of the regulators 130i_ 4 , as well as other components of the probe card, can further assure the accuracy of "health" monitoring.
  • the microcontroller 110, or other circuitry on the probe card can likewise be connected to monitor the "health" of DUTs, or to assure the base PCB 30 and daughter card 100 components are functioning properly and report results to the test system controller 4, or other user interface.
  • the microcontroller 110, or other processor of the probe card 18 can provide for event logging. Events logged can, for example, include a test history, wafer statistics, pass/fail statistics, DUT site/pin failures, or other data desired when testing using the probe card.
  • Memory included in the microcontroller 110, or separately included on the probe card 18 can be used to store the event log data.
  • a serial bus 145 can be provided in accordance with embodiments of the present invention, as opposed to parallel connections.
  • the microcontroller 110 in Fig. 7 provides a serial bus interface in some embodiments to control the serial bus 145 without additional area overhead.
  • the serial bus 145 of the probe card 18 allows for distribution of the probe card built in self test (BIST) features with less interface wires than a parallel interface.
  • the serial bus 145 is provided between the daughter card 100 and base PCB 30. Although a single daughter card 100 is shown in Fig. 7, more daughter cards can be used with a serial bus provided between the additional daughter cards, or between the additional daughter cards and the base PCB 30.
  • the serial bus 145 enables communication between the base PCB 30 and daughter cards with less connector and wiring resources than a parallel bus.
  • the serial to parallel converter, such as serial-parallel shift register 146 is provided on the base PCB 30 for distributing the serial bus signals to individual DUTs with less routing lines and connector resources than a completely parallel interface.
  • the serial-parallel shifting device 146 may be a programmable controller such as a processor, DSP, FPGA, PLD, or microcontroller having a basic function of providing parallel to serial conversion.
  • the unit 146 can also be configured to perform self test functions, serve to provide programming or data to other processors on the daughter cards, and serve to provide a daisy chained connection of processors through the serial bus 145.
  • the serial/parallel controller unit 146 can further utilize compressed data formats, and can function to compress and decompress data and test vectors.
  • the serial/parallel controller unit 146 can be configured to receive binary coded decimal (BCD) data from components not attached to the serial bus and convert the BCD data to serial data for subsequent distribution. Similar data compression and decompression can be provided by other programmable controllers or processors included on one of the daughter cards 100 or base PCB 30 of the probe card 18.
  • BCD binary coded decimal
  • serial/parallel controller unit 146 configured as a processor can enable the probe card to support scan test features of the DUT.
  • the scan port is typically used in manufacturing to provide for a built in self test (BIST) of the chip, with the scan port not later being connected to a package lead after manufacture.
  • BIST built in self test
  • scan test features of the DUT can be enabled by serial/parallel controller unit 146 either in conjunction with or separate from the test system controller 4.
  • the serial interface 133 to the test system controller 4 is further shown in Fig. 7.
  • the serial interface 133 is shown as one line but includes multiple wires, providing for serial communication from the test system controller 4 with less wiring and connector resources than a parallel interface.
  • the test system controller 4 can route control signals to the serial to parallel converter 146, or to the microcontroller 110.
  • the serial interface 133 can be provided from the Joint Test Action Group (JTAG) serial port of the test system controller 4 in some embodiments, with a scan register of the test system controller 4 used to provide serial control signals from the test system controller 4.
  • JTAG Joint Test Action Group
  • test system controller 4 is shown to have a serial interface 133 connection with the microcontroller 110, other type communication interfaces can be provided, such as the parallel interface 135 also shown.
  • the additional interfaces can be used either in combination with the serial interface 133, or alone.
  • Other types of interfaces can include RF, wireless, network, IR, or various connections as the test system controller 4 may have available.
  • parallel interface 135 can be connected to other devices on the probe card 18 either directly or over a bus.
  • the serial bus 145 can also be used to distribute analog signals to and from the DUTs.
  • Embodiments of the present invention can include a serial digital to analog (D/ A) converter (DAC) 144 to convert serial signals to analog form and distribute the signals to multiple DUTs.
  • the D/A converter 144 receives a test signal input through the serial bus 145 from the serial-parallel shift register 146, although the signal could be provided from other components connected to the serial bus 145.
  • the D/A converter 144 can contain multiple D/A converters per package (typically 8, 16 or 32 per package) that are connected to the serial interface bus 145 for delivering analog voltages to the DUTs with less wiring and PCB area than a parallel interface.
  • An analog to digital (AJO) converter (ADC) 147 can further be included to receive analog signals from the DUTs and convert to a digital form to provide signals over the serial bus.
  • An analog multiplexer (MUX) 142 can further be provided to provide feedback from the outputs of the voltage regulators 130i_4 to the microcontroller 110 to enable the microcontroller to assure the voltage regulators 130i_4 are functioning properly for both self test and test integrity assurance.
  • Fig. 8 shows another circuit diagram for components that may be used on the probe card of Fig. 6 according to some embodiments of the invention.
  • the circuit of Fig. 8 modifies
  • Fig. 7 by using an FPGA 150 to replace the serial-parallel shift register 146, the serial DAC 144, and the serial ADC 147 on the base PCB 30. In some embodiments, it replaces less than all three components (for example, any two).
  • the FPGA 150 can include an on-board microcontroller, or be programmed/configured to provide one or more of the functions of a microcontroller 110, as well as additional functions.
  • the microcontroller 110 of Fig. 7 is, thus, shown removed in Fig. 8 with its function assumed by FPGA 150.
  • the FPGA 150 of Fig. 8 can be programmed to perform one or more of the functions of analog multiplexer 142 of Fig. 7, as well as additional functions.
  • the output of voltage regulators 130i_ 4 are, thus, shown in Fig. 8 provided to the FPGA 150 and the analog multiplexer 142 of Fig. 7 is removed in Fig. 8.
  • Other components are carried over from Fig. 7 to Fig. 8, and are similarly labeled.
  • the FPGA 150 can be programmed or configured by a program such as Verilog.
  • Programming or configuration of the FPGA 150 can be provided prior to installation of the FPGA 150 on the probe card 18. Programming or configuration of the FPGA 150 can further be performed after installation using the test system controller 4 or other user interface connected to the probe card 18.
  • the FPGA 150 can be reconfigured, or partially reconfigured on the fly, based on responses from one or more DUTs to facilitate specific tests required for the DUTs. Reconfiguration can allow channels from the test system controller to be reconnected to different probes depending on the DUT response.
  • the FPGA 150 can be located on the base PCB 150 to reduce the number of routing lines and connectors between a daughter card 100 and the base PCB 30. Alternatively, the FPGA 150 can be included on daughter card 100 or on a separate PCB.
  • the FPGA 150 is shown providing a serial interface to serial bus 145 to provide efficient communications with the serial interface 133 of the test system controller 4, as well as a parallel interface to communicate with the parallel interface 135 of the test system controller 4.
  • Fig. 8A shows modifications to the circuit of Fig. 8, illustrating how separate FPGAs 150A and 150B can be provided with some functions moved to a daughter card 100 in accordance with some embodiments of the present invention.
  • the FPGA 150A on daughter card 100 are shown receiving signals in parallel over parallel bus 135 and converting the parallel signals to serial for transmission to FPGA 150B on the base PCB 150.
  • the FPGA 150B then converts signals from serial to parallel to transmit to the individual DUTs 124 1-4 .
  • signals from the DUTs 124i_ 4 are converted from parallel to serial in FPGA 150B for transmission to FPGA 150A, while FPGA 150A converts the serial data to parallel for transmission back over the parallel interface 135 back to the test system controller 4.
  • FPGAs 150A and 150B are shown, it is understood that discrete parallel to serial, and serial to parallel converters can be used.
  • conversion between serial and parallel signals is shown, it is understood that transmission can occur without conversion depending on design requirements.
  • Programming of a microcontroller 110 or FPGA 150 can be based on the design database or test bench of the DUT.
  • the output of a CAD design system used to develop the DUT may be used to synthesize a test program loaded into the FPGA 150 or microcontroller 110 program memory located on the probe card 18.
  • the CAD design data base can be used directly or post-processed by design or CAD tools used to design the probe card. Including the controlling device in a library as part of the CAD design process enables a better prediction of expected test results from the IC and probe card, as well as fabrication and programming of test components.
  • Some embodiments of the present invention provide methods for merging a design of the IC to be tested and a probe card 18 with controlling on-board components. Further details of design, manufacture and test of an interactive combined design process is described in U.S. Patent No. 6,539,531, referenced previously.
  • a conventional cell library is expanded to include computational components that can be included on a probe card as probe card component cells in addition to its conventional IC component cells.
  • probe card component cells can include, for example, a programmable controller such as an FPGA.
  • the FPGA can be reconf ⁇ gurable using code stored in a memory to route test signals from various channels to different probes for contacting the ICs to be tested.
  • the FPGA or other programmable controller can be reprogrammed by code to route signals from a single channel to completely different DUTs being tested. These characteristics of the FPGA or other programmable controller can be included in component cells of a cell library.
  • the CAD tools that design, simulate and verify the internal portions of an IC to be tested can also concurrently develop, simulate and verify the test system. This enables the CAD tools to treat the IC to be tested and the probe card as a unified design, giving them the flexibility to select and arrange system components not only internal to the IC to be tested but also external to the IC to be tested.
  • Fig. 1 illustrates a process flow of designing, fabricating, testing and interconnecting a conventional IC. Such a process can be modified according to some embodiments of the present invention to include intelligent features of the probe card 18 as described below.
  • a design engineer initially produces a design specification (70) abstractly describing the behavior of the IC and specifying relevant performance criteria and constraints of the ICs internal circuits as well as performance criteria and constraints for each of the ICs I/O, power and ground interconnect systems.
  • the procedure of (70) can be modified in accordance with some embodiments of the present invention to include one or more of the design specifications for intelligent components on the probe card 18, such as an FPGA, a microcontroller 110, and serial to parallel register 146.
  • the design engineer then uses CAD tools to develop a high-level HDL behavioral model (72) of the IC to be tested, ICs on the probe card and related test components, and employs a circuit simulator (74) to simulate behavior of the circuit logic to generate the HDL behavioral model (72).
  • the design engineer may iteratively adjust and simulate the HDL model until the simulation verifies that the circuit logic behaves as specified.
  • the design engineer employs CAD synthesis tools (76) to convert the high-level HDL behavioral model (72) into a lower-level, technology specific behavioral model of the circuit, such as a netlist.
  • the netlist describes circuit components using behavioral models of probe card component cells and IC to be tested component cells included in a cell library (80).
  • Each netlist component also provides a physical model of the masks (such as photolithographic masks) needed to lay out and interconnect between the probe card component cells and other ICs to be tested component cells.
  • CAD tools not only iteratively design and simulate the logic, they also iteratively design the entire interconnect system between the IC components to be tested and components on the probe card 18.
  • simulation and verification tools (82) are used to verify that the circuit and interconnect systems described by the netlist model will meet logic and timing specifications.
  • the synthesis (76) may iteratively simulate and alter the IC circuit components to be tested and probe card components used from the component cell library (80) and their interconnect systems to optimize performance. Having verified the logic and timing of the netlist, the netlist is supplied as an input to CAD tools carrying out detailed floorplanning (78).
  • placement and routing tools (86) fix locations of component cells (84) within the IC to be tested, including its bond pads.
  • the external portions of each interconnect system in the probe card are also designed in detail during this floor planning process (78).
  • Simulation and verification further assures the IC to be tested and probe card are properly laid out.
  • FPGA 150 used as one of the controlling ICs on a probe card assembly in some embodiments of the present invention
  • routing and internal configured logic is modeled as part of a CAD layout along with traces in the PCB and any daughter cards leading to and from I/O pins of the FPGA 150.
  • DUTs With different probe or contact pitches for DUTs, both the FPGA and traces in the PCB layers can be modified by a designer.
  • the test code or FPGA configuration only would be modified based on CAD data, and that the rest of the circuitry would be largely re-used from a previous design cycle.
  • a single probe card can, thus, be used for multiple test configurations.
  • An output of the floorplanning process (78) is a description of a set of masks defining ICs on the wafer and the probe card assembly. These masks allow an IC manufacturer to fabricate both the wafer and probe card (89).
  • Signal, power and ground traces in a probe card are described previously as being routed with some type of space transformation, either using the space transformer 34 or base PCB 30. Once these traces are manufactured, there is little flexibility in making changes. Flexibility can be built into probe cards by ICs such as relays, switches, or an FPGA to provide controllable rerouting of the traces. Using a programmable or controllable IC to route test signals provides a great degree of flexibility, allowing the same probe card to be used for many designs by simply reprogramming the IC on the probe card. In some embodiments, the ICs of the probe card are controlled or programmed from automatic test equipment attached to the probe card, allowing test engineers to re-program the probe card in real time as they were debugging a test program.
  • the FPGA 150 is configured to provide programmable test channel routing, allowing selection of different test channel paths to particular probes.
  • the FPGA 150 can function to control routing along with providing a serial-parallel shift function, or function to control trace routing without providing any serial- parallel shifting.
  • Other programmable ICs on the probe card such as a PLD or simple programmable switches, can similarly be used to provide the programmable trace routing. Programming to set the routing paths of the FPGA can be downloaded into the FPGA 's configuration memory from the CAD design software described above.
  • connectors 24 distribute signals from the test system controller 4 to connectors 24 of the base PCB 30.
  • Channel transmission lines 40 then distribute signals from the connectors 24 horizontally in the PCB 30 for connection to DUTs.
  • the channel transmission lines 40 of the PCB are routed through the FPGA 150 on the base PCB 30 to enable routing resources of the test system controller 4 to be programmably connectable to different DUTs.
  • the DUTs tested can be provided on a wafer, or DUTs can be tested on individual dies cut out from a wafer.
  • the DUTs testable can include memory devices as well as other components, with non-limiting examples of the memory devices including DRAM, SRAM, SDRAM, MPUs and Flash.
  • the FPGA 150 simply serves as a programmable switch matrix. Resources from the test system controller 4 can be provided either serially or directly to an FPGA 150 on a daughter card, or on the space transformer 34 to enable programmable connection of test system controller resources to different DUTs. Connection to the FPGA 150 either through the test system controller 4, or through a separate connection (not shown) from a user interface such as a personal computer allows the FPGA 150 to be reprogrammed to reconfigure trace routing as desired.
  • a CAD system can be enhanced by designing the FPGA routing and circuitry along with DUT circuitry.
  • the FPGA routing can reduce components required for testing on the DUT circuitry and move them into the FPGA.
  • DUT circuitry can potentially be configured more economically for the DUT with complexity moved into the FPGA of the test system.
  • test circuitry By later partitioning the product circuitry and test circuitry into separate die, embedded test circuitry can be either eliminated or minimized on the product die. This tends to decrease the size of the product die and decrease the cost of manufacturing the product die while maintaining a high degree of test coverage of the product circuits within the product die.
  • the test die can then be used to test multiple product die on one or more wafers.
  • a similar procedure described in these patents can be performed to concurrently design a product die and a test die that are later separately manufactured.
  • the present invention simplifies the fabrication of the test die because an FPGA can be programmed, according to the present invention, to provide the routing of the test die and any circuitry needed on the test die. Accordingly, limited fabrication differences will be needed in the actual test die substrate used with the on-board FPGA implementing most of the design differences.
  • the microcontroller 110 or FPGA 150 on board a probe card 18 can be programmed to generate test signals, and/or to receive test signal returns and provide an interpretation of the test results. Programming can be provided to the probe card 18 in the form of code stored in a memory device on the probe card 18.
  • the memory can be either an on-board memory as part of the microcontroller 110 on a probe card 18, or as a separate memory chip accessible by the microcontroller 110.
  • Code to generate the test vector signals and interpret test data can be generated by the CAD synthesis tools that simulate operation of a test system. The code generated by the CAD design tools can simply be loaded into memory on the probe card 110.
  • Fig. 9 illustrates a test system setup according to some embodiments of the present invention where testing is substantially reduced to burn-in testing to reduce the test circuit components needed.
  • a personal computer 270 and power supply 272 as opposed to an ATE tester 4 previously described, provide external signals to the probe card 18.
  • the probe card 18 is shown including daughter cards 100 to support circuit elements 114 on board the probe card 18 similar to that illustrated in Fig. 6. Note that although stacked daughter cards 100 are shown, in some embodiments the circuit elements 100 may be provided on a main PCB 30 of the probe card 18.
  • features that can be provided using different embodiments of the present invention include: (1) controlling test circuitry included on the probe card 18, (2) limited test channel pads per wafer 14 when testing flash or non- volatile memory, and (3) no receive signal processing needed when burn-in only testing is desired, allowing the personal computer 270 and power supply 272 to be used with less circuitry to provide power and control signals than a more complex ATE tester.
  • the components of Fig. 9 allow for burn-in of DUTs on a wafer 14, although it is contemplated that the wafer can be at least partially diced up into separate die carrying the DUTs, or completely diced up and the dies held together (prior to installing in a package or device) in a fixture for testing using the prober 10 as a support and the test components of Fig. 9 described herein. It is also contemplated that in addition to burn-in testing, more complex testing can be performed with the configuration of Fig. 9 with additional wiring and test components.
  • Fig. 10 shows embodiments of circuitry that can be included on the probe card of Fig. 9 to perform burn-in testing of non-volatile memory.
  • the circuitry includes a microcontroller 202, memory 204, an address counter 206, a start loop count register 208, a loop counter 210, a clock 212 and buffers 214.
  • the system is controlled by microcontroller 202, which may be one of a variety of programmable control devices including a microprocessor, a digital signal processor, or a sequencer.
  • the memory 204 stores programming states for transmitting through buffers 214 to program different values into the non- volatile memory devices of DUTs and subsequently erase the non- volatile memory devices to provide for burn-in testing.
  • Outputs of the memory 204 are provided from the buffers 214 through channels of the probe card to resilient contacts to connect to pads of the individual DUTs on a wafer.
  • the microcontroller 202 provides control signals to set the clock 212, and then to start loop address register 208 and loop counter 210 to start a sequence of addresses flowing from address counter 206.
  • the clock 212 and loop counter 210 provide signals through an AND gate 211 to address counter 206 to sequentially count through the memory addresses of memory 204.
  • the microcontroller 202 provides appropriate programming and erase signals addressed to individual memory cells of the non-volatile memory array 204.
  • the memory 204 can have vectors or a test program stored to control program and erase operations as written by the microcontroller 202.
  • An external connection can likewise be provided to the microcontroller 202, such as from a personal computer 270 shown in Fig. 9, to provide test vectors for altering the contents of the memory 204.
  • the microcontroller 202 provides test status information through an interface to a display on the external user interface such as the personal computer 270 shown in Fig. 9.
  • an output buffer 214 is provided to supply signals to each DUT, so that all DUTs on a wafer can be set up in parallel with no wait states.
  • at least one pin is provided to monitor a ready/busy state from a DUT to temporarily halt some programming operations. With burn-in testing only providing transmit signals, if a DUT is in a busy state after timeout, testing will continue. Further, with no read states, program verification cycle times are not required. Further, although only eight control outputs are shown provided per DUT from each output buffer 214, this number may vary, illustrating that a minimal number of control pins are typically used on a non-volatile memory device (particularly flash memory) that has serial inputs.
  • Fig. 10 are shown configured to transmit signals to program and erase memory cells of a non- volatile memory
  • components can be included to receive or read the state of the non- volatile memory to perform additional tests.
  • additional read buffers can be used that are enabled, while output buffers 214 are disabled, with the output of additional read buffers connected by channels to an external tester or personal computer.
  • the test signals can likewise be directed from the additional read buffers to a microcontroller, with the microcontroller processing the signals and providing test results to an external user display, such as on the personal computer display shown in Fig. 9.
  • FPGA Field Programmable Gate Array
  • PLD Programmable Logic Device
  • the microcontroller 202 as well as memory 204 can be included as on-board elements of the FPGA. Also, with systems using components not shown in Fig. 10, such as a system that provides for reading from a memory device, it is understood that the additional components can be programmed into the FPGA, or other PLD.
  • the burn-in only test system is particularly configured for flash memory and supplies high voltages and currents on test channels to enable programming and erase operations for the non-volatile flash memory.
  • non-volatile or flash memory where larger transistor sizes are used to form the non- volatile memory cells, a larger spacing is provided between DUT pads in an array. Larger spacing between DUT pads further exists because non-volatile memory typically uses serial interface connections.
  • the larger spacing and limited circuitry for burn in testing enables a test system according to embodiments of the present invention to test all DUTs on a wafer in a single touch down. Multiple probe cards used for flash memory burn in testing can be likewise controlled using a single personal computer.
  • test functions are divided between these components for efficient operation as described generally previously.
  • Test functions performed by the FPGA, or local card controller include - test sequence control; test vector generation; reporting of test results; and diagnostic self test of the functionality of components on the probe card. If receive capabilities are provided, an FPGA or local card controller can function to disable non-functional DUTs by disconnecting power or sending a disable/not- ready signal.
  • Test functions performed by a personal computer can include - downloading diagnostic, test sequence and pattern information needed for testing particular DUT configurations to an FPGA or controller on a probe card; collecting and reporting test information from an FPGA or controller; and providing an interface with the probe card components, prober, and power supplies.
  • a touch down detector is provided on each spring probe of the probe card, and monitored by the personal computer to control movement of the prober.
  • Fig. 11 illustrates embodiments of the present invention with an FPGA 150 providing the function of components described with respect to Fig. 10 for testing of non- volatile memory elements along with interfacing to a test controller 270 and power supply 272.
  • the circuitry of Fig. 11 further illustrates power supply circuit components on the probe card for providing power to DUTs 124 from the power supply 272 enabling limited power supply components to be used external to the probe card.
  • power supply control components and an FPGA 150 included directly on a probe card power can be provided from a simple power supply 272 and control can be provided from a simple test controller 270, as illustrated in Fig. 9, rather than use of a complex power source such as in an ATE tester.
  • the added power control circuitry shown in Fig. 11 serves to receive power from a simple power supply, and distribute the power to DUTs 124 while isolating failed or shorted DUTs to prevent them from affecting the other good devices connected to a common power supply unit 272.
  • voltage regulators 130 are provided in series with each DUT power pin. The voltage regulators 130 have power supplied from power supply 272 and distribute the signal to multiple DUTs 124. The voltage regulators 130 function to isolate failed DUTs from the good DUTs operating from the same voltage source by detecting current surges caused by a DUT with a short, or similar fault, and then cutting off or limiting current to the failed DUT.
  • the voltage regulators 130 can be replaced by switches or current limiters with similar feedback enabling isolation of a failed DUT.
  • power supply control can be further provided to prevent a reduction of power from a single supply 272.
  • a DC/DC converter 134 can be provided on daughter card 100 to provide additional DUT power.
  • the power supply 272 can have a programmable voltage output with a fixed maximum current. Many DUTs may operate at lower voltages than are supplied by power supply 272. In that case, the test system controller can be programmed to a higher voltage and the DC/DC converter 134 can regulate down to a lower voltage and higher current enabling the power supply 272 to drive more DUTs. Control signals can then be provided to and from the FPGA 150 to control the voltage output through the regulators 130, as illustrated.
  • discrete components included on the probe card can be provided to reduce temperature and provide a temperature control system on the daughter cards 100, or on the base PCB 30.
  • the temperature control system can include temperature sensors, along with heat sinks, fans, electric coolers, heaters, or other devices needed to maintain component temperatures within a desired range.
  • the FPGA 150 as shown in Fig. 11 can provide program and erase signals to pads of the DUT. Programming or configuration of the FPGA 150 can be provided prior to installation of the FPGA 150 on the probe card.
  • Programming or configuration of the FPGA 150 can further be performed after installation using the test system controller 270 connected to the probe card.
  • the FPGA 150 can be reconfigured based on responses from one or more DUTs to facilitate specific tests required for the DUTs.
  • the FPGA can be customized by software for testing specific DUT designs.
  • the FPGA is controlled or programmed from automatic test equipment attached to the probe card, allowing test engineers to re-program the probe card in real time as they were debugging a test program.
  • the FPGA may be re-programmed "on the fly" in response to data received during the test process.
  • the FPGA 150 can likewise be programmed using CAD software as described previously.
  • the FPGA 150 can be located on the base PCB 30 rather than on daughter cards 100 to reduce the number of routing lines and connectors between daughter cards 100 and the base PCB 30, although it is conceivable the FPGA 150 could be included on one of the daughter cards 100.
  • the FPGA 150 is shown providing an interface to enable efficient communications with the test system controller 270 to configure the FPGA to function with different DUT configurations and to provide test results to an external personal computer.
  • the components shown in Fig. 11 can be located on any of the probe card PCBs that may be required. Power supplies may be located on the same PCBs as programmable controllers or other ICs on the probe card. Also, depending on design requirements, the
  • FPGA 150 may be configured to act as the power supply, with no other separate power delivery components required.
  • embodiments of the present invention are described for testing memory devices such as flash, DRAM or SRAM, it is contemplated that embodiments can likewise be provided for burn-in testing of non-memory devices such as microprocessor units (MPUs), or programmable logic devices (PLDs).
  • MPUs microprocessor units
  • PLDs programmable logic devices
  • a sequence of operations or instructions can be written to DUTs on a wafer, such as MPUs or PLDs using a probe card and user interface, as shown configured in Fig. 9, to allow burn-in testing.
  • additional signals can be provided for reading memory cell states using a general user interface or personal computer rather than a more complex ATE tester device. Reading may be easily accommodated beyond burn-in with less wiring and components than are required for both reading and writing.
  • Fig. 12 illustrates further embodiments of the present invention, where a number of probe cards 18 are connectable together in a frame 360 to form a single prober.
  • Fig. 12 illustrates that the probe cards can be rectangular, or any of a variety of shapes, as opposed to the round shape of Fig. 5.
  • the fixture 360 enables the probe cards 18 to be inserted like cassettes. If a wafer being tested is relatively small, only a single probe card 18 will be needed, but if larger wafers are tested, additional probe cards can be inserted into a frame 360 to form a prober that can still test all DUTs on the larger wafer or contact region in a single touch down. As further illustrated in Fig.
  • probe cards 18 in the frame 360 can be connected to a single personal computer 270, although multiple computers 270 or a more complex ATE tester are contemplated if significant processing is required.
  • the probe cards 18 are shown in Fig. 12 with attached daughter cards 100 supporting components 114, although daughter cards may be eliminated depending on design requirements.
  • a probe card assembly made according to some embodiments of the present invention can further be used to test DUTs that have been diced up from a wafer and reassembled as individual dies or dies places in carriers, such as described in U.S. Application No. 10/177/367, filed June 19, 2002, entitled "Test Method for Yielding a Known Good Die," by Miller, et al.
  • a test system can further be used for burn-in testing, including burn-in testing of volatile memory devices where a number of cycles of programming and erasing of memory cells can be performed using the test system with operation temperature varied to simulate extreme or worst case operating conditions. After burn-in testing, further tests can then be performed to disconnect rows of memory cells that include faulty memory cells before dicing a wafer up into individual chips. As another alternative, DUTs that fail further testing after burn-in can be discarded after dicing up the wafer, avoiding the packaging costs for failed DUT dies.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Manufacturing & Machinery (AREA)
  • Power Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

A method is provided for design and programming of a probe card with an on-board programmable controller in a wafer test system. Consideration of introduction of the programmable controller is included in a CAD wafer layout and probe card design process. The CAD design is further loaded into the programmable controller, such as an FPGA to program it: (1) to control direction of signals to particular ICs , even during the test process (2) to generate test vector signals to provide to the ICs , and (3) to receive test signals and process test results from the received signals. In some embodiments, burn-in only testing is provided to limit test system circuitry needed so that with a programmable controller on the probe card, text equipment external to the probe card can be eliminated or significantly reduced from conventional test equipment.

Description

METHOD OF DESIGNING AN APPLICATION SPECIFIC PROBE CARD TEST SYSTEM
BACKGROUND OF THE INVENTION
Technical Field
Embodiments of the present invention relate to programming of test systems with probe cards. More particularly, embodiments of the present invention relate to probe cards with on board features used to test integrated circuits (ICs) on a wafer.
Related Art
A wafer testing device typically includes a probe card with probes for electrically contacting pads of ICs on the wafer. The location of the IC contact pads on a wafer, as well as the signals that need to be sent for testing are different for each IC design. In the test system, the length of test lines and components on the probe card should also be considered to best interpret test results. Cost considerations for the test equipment are also important, so designers typically attempt to make only test signal software changes and changes to the probe cards to accommodate different wafer layouts, since replacement of the main test system controller components and operating software are significantly more expensive. Conventional steps to design and program a test system to accommodate different IC configurations on a wafer are considered to follow.
I. IC Design And Wafer Layout Process
Consideration of the wafer layout process, including what IC components are included and how ICs are placed on the wafer defines boundaries for a test system. The test system probe locations for contacting pads on the ICs and signals provided on lines delivering signals to the probes are determined based on the IC wafer layout. One process for layout of ICs on a wafer is described in U.S. Patent No. 6,539,531, entitled "Method of Designing, Fabricating, Testing and Interconnecting an IC to External Circuit Nodes" to Miller, et al., issued March 25, 2003. Fig. 1 illustrates a typical prior art process of designing and fabricating an IC on a wafer. A design engineer initially develops a design specification (70) abstractly describing the overall architecture of the IC and then develops a high-level hardware description language (HDL) model of the IC (72). The design engineer also programs a circuit simulator (74) to simulate circuit behavior based on the HDL circuit model. Thereafter, the design engineer usually employs computer-aided logic synthesis tools
(76) to convert the high-level HDL circuit model into a technology-specific, behavioral model of the circuit such as a netlist. A netlist model typically describes the behavior of circuit components based on models provided by a cell library (80). Each cell of cell library (80) includes both netlist-level behavioral models and structural models (mask layouts) for each circuit component that may be incorporated into an IC. Cell library (80) may include cells describing low level circuit components such as individual resistors and transistors as well as higher level standard circuit components such as logic gates, memories and central processing units.
During the iterative, synthesis process the design engineer uses a simulator and other tools to verify circuit operation based on the netlist model (82) and may iteratively adjust the HDL model to produce a netlist model that satisfies various constraints.
Having verified the logic and timing of the netlist circuit model, the design engineer employs additional computer-aided design tools to establish a floorplan (78) fixing locations of the ICs input/output (I/O). Placement and routing tools establish the detailed layout of the various layers of IC, outlining how the conductors interconnecting those cells are to be routed (86). In addition to a behavioral model of a circuit component, each component cell of cell library (84) also includes a structural model (mask layout) of the circuit component that can be incorporated into the IC layout. The computer aided design (CAD) tools vary the IC design, subjecting each variation to simulation and verification (88) to determine how well it satisfies the specification. The floorplan output is a structural model of the IC in the form of a set of masks telling an IC manufacturer how to fabricate the various layers of the IC.
II. Test System Design and Fabrication
Once the IC design for a wafer is complete, the layout of pads and the pin functions of the pads are used to construct and program a test system to test components on the wafer during fabrication. To minimize costs, a replaceable probe card is typically constructed as an interface between a test system controller and the wafer since cost for structural modifications to a test system controller are significantly higher.
The probe card includes probes and internal channel routing lines to link the probes to connectors linking to the test system controller. Components such as switches and capacitors may be included in the channel paths. Placement and routing of channels is performed prior to creation of masks for fabricating layers of the probe card. Once the design is complete, probe cards can be created and fabricated using a number of methods to create micro-electromechanical systems (MEMs) with probe elements, the probes including, for example, lithographic spring contacts, wire bonds, needle probes and cobra probes. The test system controller can then be programmed to generate appropriate test signals to provide through the channels of the probe card, and to analyze signals received to interpret test results.
For reference, Fig. 2 shows a block diagram of a typical test system using a probe card for testing devices under test (DUTs) on a semiconductor wafer. The test system includes a test system controller 4, which may be an Automatic Test Equipment (ATE) tester or general purpose computer, connected by a communication cable 6 to a test head 8. The test system further includes a prober 10 made up of a stage 12 for mounting a wafer 14 being tested, the stage 12 being movable to contact the wafer 14 with probes 16 on a probe card 18. The prober 10 includes the probe card 18 supporting probes 16 which contact DUTs formed on the wafer 14.
In the test system, test signals are generated by the test system controller 4 and transmitted through the communication cable 6, test head 8, probe card 18, probes 16 and ultimately to DUTs on the wafer 14. Test data provided from the test system controller 4 is divided into the individual test channels provided through the cable 6 and separated in the test head 8 so that each channel is carried to a separate one of the probes 16. The channels from the test head 8 are linked by flexible cable connectors 24 to the probe card 18. The probe card 18 then links each channel to a separate one of the probes 16. Test results are then provided from DUTs on the wafer back through the probe card 18 to the test head 8 for transmission back to the test system controller 4. Once testing is complete, the wafer is diced up to separate the DUTs.
Fig. 3 shows a cross sectional view of components of a typical probe card 18. The probe card 18 is configured to provide both electrical pathways and mechanical support for the spring probes 16 that will directly contact the wafer. The probe card electrical pathways are provided through a printed circuit board (PCB) 30, an interposer 32, and a space transformer 34. Test data from the test head 8 is provided through flexible cable connectors 24 typically connected around the periphery of the PCB 30. Channel transmission lines 40 distribute signals from the connectors 24 horizontally in the PCB 30 to contact pads on the PCB 30 to match the routing pitch of pads on the space transformer 34. The interposer 32 includes a substrate 42 with spring probe electrical contacts 44 disposed on both sides. The interposer 32 electrically connects individual pads on the PCB 30 to pads forming a land grid array (LGA) on the space transformer 34. Traces 46 in a substrate 45 of the space transformer 34 distribute or "space transform" connections from the LGA to spring probes 16 configured in an array. Mechanical support for the electrical components is provided by a back plate 50, bracket (Probe Head Bracket) 52, frame (Probe Head Stiffener Frame) 54, leaf springs 56, and leveling pins 62. The back plate 50 is provided on one side of the PCB 30, while the bracket 52 is provided on the other side and attached by screws 59. The leaf springs 56 are attached by screws 58 to the bracket 52. The leaf springs 56 extend to movably hold the frame 54 within the interior walls of the bracket 52. The frame 54 then includes horizontal extensions 60 for supporting the space transformer 34 within its interior walls. The frame 54 surrounds the probe head and maintains a close tolerance to the bracket 52 such that lateral motion is limited. Leveling pins 62 complete the mechanical support for the electrical elements and provide for leveling of the space transformer 34. The leveling pins 62 are adjusted so that brass spheres 66 provide a point contact with the space transformer 34. The spheres 66 contact outside the periphery of the LGA of the space transformer 34 to maintain isolation from electrical components. Leveling of the substrate is accomplished by precise adjustment of these spheres through the use of advancing screws, or leveling pins 62. The leveling pins 62 are screwed through supports 65 in the back plate 50 and PCB 30. Motion of the leveling pin screws 62 is opposed by leaf springs 56 so that spheres 66 are kept in contact with the space transformer 34. Fig. 4 shows an exploded assembly view of components of the probe card of Fig. 3. Fig. 5 shows a perspective view of the opposing side of PCB 30 from Fig. 4, illustrating the arrangement of connectors 24 around its periphery.
Alternative embodiments of probe card assemblies are described in U.S. Patent No. 6,624,648, entitled "Probe Card Assembly" to Eldridge, et al, issued September 23, 2003, U.S. Patent No. 6,615,485, entitled "Probe Card Assembly and Kit and Methods of Making Same" to Eldridge, et al., issued September 9, 2003, U.S. Patent No. 6,838,893, entitled "Probe Card Assembly" to Khandros, Jr., et al., issued January 4, 2005, and U.S. Patent No. 6,856,150, entitled "Probe Card With Coplanar Daughter Card" to Sporck, et al., issued February 15, 2005.
III. Wafer Testing
Test systems are typically used in one instance to test memory components, such as dynamic random access memory (DRAM) on a wafer during manufacture while ICs are still in the form of a die on the wafer before the wafer is diced up into individual chips. "Repairable" DRAMs typically have one or more "spare" rows or columns of memory cells that can replace a row or column with defective cells. Wafer testing can include a "redundancy analysis" to determine how to best allocate spare rows or columns to replace the rows or columns containing defective cells. The memory is then repaired using lasers or other means to appropriately alter signal path routing within the IC so that spare rows and/or columns of cells are substituted for rows and columns having defective cells.
When the IC has no repairable memory, the wafer is "diced" to separate the individual die and packaged. The packaged IC may be subjected to a "burn-in" process wherein it is heated in an oven to place it under the kind of heat and voltage stress that it may encounter in its working environment.
A limitation of a typical test system controller with increased density of DUTs on a wafer is that not all DUTs can be tested during a single touch down of a probe card. With advancing technology, more DUTs are fabricated on a single wafer. To avoid the cost of a new test system controller, multiple touchdowns of a test system to the wafer are performed. Multiple touch downs, however, may be undesirable since touchdowns increase the likelihood of damaging the wafer, and touch downs further increase wear on the probes in the test system, which may be expensive to replace.
SUMMARY OF THE INVENTION
In accordance with some embodiments of the present invention, a method is provided to design and program a probe card with one or more intelligent on board features. On board features of the probe card can include at least one or more of the following: (a) a control component such as a microcontroller, processor, or FPGA included on the probe card; (b) stacked or vertically oriented daughter cards provided between test system controller connections which form an outline area on the PCB of the probe card, the stacked daughter cards to accommodate test circuit components; (c) test functions provided using the on board microcontroller or FPGA and associated multiplexers and D/A converters; and (d) use of a communications bus between a microcontroller or FPGA provided on the probe card and the test system controller.
In some embodiments of the present invention, a test system can be configured to perform burn-in testing of ICs on a wafer before it is diced up. Burn-in test components can be provided directly on the probe card, or on one or more stacked daughter cards attached to a main probe card. In still further embodiments, only burn-in testing can be performed to limit the test system components needed, possibly eliminating the need for a complex ATE type test system controller. Test circuitry can be provided on the probe card, along with an external power supply and a personal computer to interface with the test circuitry to eliminate the need for the ATE type tester. In some embodiments, simplified probe cards can be added to a frame or cassettes, with all probe cards in the frame controlled using a single personal computer or host controller.
BRIEF DESCRIPTION OF THE DRAWINGS
Further details of embodiments of the present invention are explained with the help of the attached drawings in which:
Fig. 1 illustrates a typical prior art process of designing and fabricating an IC on a wafer;
Fig. 2 shows a block diagram of a typical test system using a probe card for testing devices under test (DUTs) on a semiconductor wafer; Fig. 3 shows a cross sectional view of a components of a typical probe card;
Fig. 4 shows an exploded assembly view of components of the probe card of Fig. 3;
Fig. 5 shows a perspective view of the opposing side of PCB from Fig. 4;
Fig. 6 shows a cross sectional view of a probe card, modified from the probe card configuration shown in Fig. 3 to include on board components that can be programmed to perform testing in accordance with some embodiments of the present invention;
Fig. 7 shows a circuit diagram for components of the probe card of Fig. 6 in accordance with some embodiments of the present invention;
Fig. 8 shows another circuit diagram for components of the probe card of Fig. 6 in accordance with some embodiments of the present invention; Fig. 8A shows an alternative circuit diagram illustrating a probe card with parallel to serial conversion on a daughter card and conversion back from serial to parallel on the main PCB for distributing to the DUTs in accordance with some embodiments of the present invention;
Fig. 9 illustrates a test system setup according to some embodiments of the present invention where testing is substantially reduced to burn-in testing to reduce the test circuit components needed;
Fig. 10 shows embodiments of circuitry that can be included on the probe card of Fig. 9 to perform burn-in testing of non- volatile memory.
Fig. 11 shows embodiments of the present invention with an FPGA providing the function of components described with respect to Fig. 10 for testing of non- volatile memory elements along with interfacing to a test controller and power supply; and
Fig. 12 illustrates further embodiments of the present invention, where a number of probe cards are connectable together in a frame to form a single prober. DETAILED DESCRIPTION OF THE INVENTION
I. Probe Card With On-Board Intelligent Circuitry
Fig. 6 shows a cross sectional view of a probe card, modified from the probe card configuration shown in Fig. 3 to include on board components that can be programmed to perform testing in accordance with some embodiments of the present invention. The probe card includes two daughter cards 100. For convenience, components carried over from Fig. 3 to Fig. 6 are similarly labeled. The daughter cards 100 are shown in Fig. 6 as connected by stacked connectors 1041_4. Although two daughter cards 100 are shown, a single card, more than two cards, or only a PCB without daughter cards 100 can be used to support on-board intelligent circuitry.
As illustrated, the daughter cards 100 can be provided in available spacing between test system controller interface connectors 24. The test system controller (not shown) attached using connectors 24 can limit the height above the connectors 24 within which the daughter cards can be stacked. In the configuration shown, an opening can be provided in the back plate 50, forming an outline area where the daughter cards 100 can be connected to the base PCB 30. The area of the probe card available for daughter cards is generally dictated by the test system controller connection and prober constraints in accordance with some embodiments of the invention. With limited horizontal spacing between test system controller interface connectors 24, board area to accommodate additional circuitry for the architecture in accordance with embodiments of the present invention can be obtained by stacking additional daughter cards 100 within the outline area of the probe card 18. In some alternative embodiments not shown in Fig. 6, the placement of daughter cards is not limited within the periphery defined by the interface connectors 24. In some embodiments, one or more daughter cards can be placed outside the periphery defined by the interface connectors 24. The stacked connectors 1041_4 provide spacing for one or more discrete components
114 which can be provided on the surface of each of the base PCB 30 and/or daughter cards 100. The discrete components 114 can include different types of components, for example, one or more bypass capacitors for power supply lines. In some embodiments, these types of discrete components 112 can also or alternatively be provided on the space transformer 34. In some embodiments, the discrete components 112 can be decoupling capacitors. To accommodate the discrete components 112, a number of spring contacts 44 can be removed from the interposer 32, and rerouting of lines provided in the space transformer 34. One or more discrete components 112 such as decoupling capacitors can be placed in close proximity to lines carrying power to probes 16 to increase capacitance on the power lines that affect test results. By being placed in close proximity to where capacitance will improve the decoupling, smaller capacitances can be used for the capacitors.
The daughter cards 100 in some embodiments can include discrete components 114 that can be one or more microcontrollers. Although shown on daughter card 100, similar microcontrollers can be provided on one or more of the daughter cards 100, base PCB 30, and space transformer 34. The microcontroller may be any of a variety of programmable controllers including a microprocessor, sequencer, Field Programmable Gate Array (FPGA), Programmable Logic Device (PLD), Digital Signal Processor (DSP) or other controller or device that can be programmed/configured as a controller for generating and providing test or control signals to electrical circuits. In one embodiment, the microcontroller is the Microchip PIC18FXX20 with A/D capability available from Microchip Technology, Inc. of Chandler, Arizona.
The discrete components 114 on a daughter card 100 or base PCB 30, or discrete components 112 on the space transformer 34 can include one or more memories for use by the microcontroller, or by another processor either on the probe card, or other type of discrete components 112, 114, or components external to the probe card. The memory can be a random access memory (RAM) providing temporary storage, or a device providing more permanent storage such as a flash memory. The memory can also be the configuration memory for an FPGA, or memory device provided on-board the microcontroller. To enable a microcontroller or other processor to perform testing, the memory can be programmed to include test vectors or a test program. Similarly, the memory can include code to generate test signals and interpret test results based on test signals received, as well as provide for test system configuration.
To accommodate the microcontroller (such as microcontroller 110 of Fig. 7) and memory, or other components that can generate heat included as discrete components 114, a temperature control system can be included along with the discrete components 114 on the daughter cards 100, or on the base PCB 30. The temperature control system can include temperature sensors, along with heat sinks, fans, electric coolers, heaters, or other devices needed to maintain component temperatures within a desired range. Discrete components 112 and 114 can additionally include one or more voltage regulators, DC/DC converters, relays, multiplexers, switches, D/A converters, A/D converters, shift registers, etc. Examples of discrete components 114 according to some embodiments of the invention are shown in the circuit diagrams of Fig. 7 and Fig. 8. Referring to Fig. 7, some embodiments of the space transformer 34 are shown including thin film resistors 120i_4 placed in series with each probe to provide an input to respective DUTs 1241-4. The resistors 120i_4 in the space transformer 34 are placed in series with an input of each DUT 1241_4 to aid in isolating failed or shorted DUTs from good DUT inputs. The space transformer 34, illustrated in Fig. 6, can be a multi-layer ceramic substrate, or can be made up of a multi-layer organic substrate, with the thin film material forming resistors 120i_4 provided on one or more layers in the path of routing lines to the probes. An exemplary DUT isolation resistor is described in U.S. Patent No. 6,603,323, entitled "Closed- Grid Bus Architecture For Wafer Interconnect Structure" to Miller, et al., issued August 5, 2003.
In further embodiments, as an alternative to series resistors, buffers can be placed in series with each DUT input to isolate failed DUTs, as described in U.S. Application No. 10/693,133, entitled "Isolation Buffers With Controlled Equal Time Delay" to Miller, et al., as filed October 23, 2003. Circuitry is then included on the base PCB 30 or daughter card 100 to assure the delay provided in each line having a buffer is uniform, with the circuitry as described in U.S. Application No. 10/693,133, referenced previously.
Further details of discrete devices that require programming are described in sections to follow.
A. PUT Power Isolation And Power Control A system can be limited in the number of DUT power supplies it has available for use.
However, if a single power supply is used to drive multiple DUTs, a failed or shorted DUT may affect other, good devices connected to the same test system controller power supply. It can be useful to control the power provided by a power supply driving multiple DUTs since a reduction of power can occur with each channel branch added. As illustrated in Fig. 7, some embodiments of the present invention use voltage regulators 130i_4, current limiters or switches in series with each DUT power pin to isolate failed DUTs. Although Fig. 7 shows four voltage regulators, there could be more or less than four. Further, although shown provided from the test system controller 4, power can be provided from separate power supplies through a DC/DC converter 134 to voltage regulators 130i_4. The voltage regulators 130i_4 can have power supplied from the test system controller power supply line 132 and distribute power from the power supply line 132 to power multiple DUTs 124i_4. The voltage regulators 130i_4 function to isolate failed DUTs from the good DUTs by detecting current surges caused by a DUT with a short, or similar fault, and then cutting off or limiting current to the failed DUT. Although shown as a voltage regulator in Fig. 7, the voltage regulators 130i_4 can alternatively be switches or current limiters with similar feedback enabling isolation of a failed DUT.
In addition to power supply isolation provided by voltage regulators 130i_4, some embodiments of the present invention provide for programmable components to increase power from a DUT power supply channel to better enable a single power supply to drive multiple DUTs. In embodiments shown, to increase power, a DC-DC converter 134 can be provided on daughter card 100 between the test system controller 4 and the DUT voltage regulators 130i_4 to provide additional DUT power. The test system controller 4 has a power supply that typically provides a programmable voltage output with a fixed maximum current. Many DUTs operate at lower voltages than supplied by the test system controller 4. Hence, the test system controller 4 can be programmed to a higher voltage and the DC-DC converter 134 can regulate down to a lower voltage and higher current enabling the power supply of the test system controller to drive more DUTs. If a stand alone PC is used in place of the test system controller 4, it can operate at a lower current reducing wiring carrying negative currents.
To assure a precise voltage is provided to the test system, some embodiments of the present invention provide for calibration and monitoring of the voltage regulators 130i_4, as well as other probe card components. The microcontroller 110 is shown in Fig. 7 connected to monitor, for example, the output of voltage regulators voltage regulators 130i_4 to determine when current is cut off due to a DUT failure. In addition to receiving a current signal, the microcontroller 110, or other processor or discrete components of the probe card can be configured to calibrate the voltage regulators 130i_4. Control signals can then be provided from the microcontroller 110 or other component to control the voltage output through the regulators 130i_4. B. Probe Card Self Test
Parallelism in DUT testing can be provided by fan out of test signals in the probe card and portions of test functionality can be moved onto the probe card. Features on the probe card can be provided to insure probe card test function integrity without requiring additional test system controller functionality. In a conventional probe card, the test system controller can generally monitor each channel for integrity. When a single test system controller channel is distributed over branches to multiple DUTs, and components are added in the channel branches to isolate DUTs, probe card integrity checks made by the test system controller designed for the single undistributed channel may no longer be valid checks of the test system. Accordingly, as shown in Fig. 7, some embodiments of the present invention perform self testing of components on distributed channels as well as probe card components such as the microcontroller 110, serial-parallel register (controller) 146, multiplexers 140 and 142, D/ A converter 144, A/D converter 147 and other circuit components of the probe card to assure integrity of the test functions added to the probe card. The modes of operation performed with the microcontroller 110, or processing units on other daughter cards or the base PCB 30 can provide for self test allowing the individual daughter card PCB assemblies and base PCB assembly to be tested.
Control software in a memory of the microcontroller 110 can provide for self testing. Test results can then be reported from the microcontroller 110 to the test system controller 4, or other user interface (not shown) such as a personal computer external to the probe card 18. The microcontroller 110 can also include a programmable mode allowing the probe card to be reconfigured to allow probe card testing using standard probe card test metrology tools. One example of a standard metrology tool which may be used is the probeWoRx system manufactured by Applied Precision Inc. Such a tool may require hardware or software modifications to work in concert with test features placed in the probe card. Use of a probe card with such programmable modes allows self test to be performed while the probe card is installed in a test system in a wafer test environment.
Apart from a self test mode, the microcontroller 110, or other processor of the probe card 18 can include a mode to monitor and report a "health" or performance of the probe card 18 in real time or near-real time. As one example, the microcontroller 110 is shown in Fig. 7 receiving the output of voltage regulators 130i_4 where the "health" of a DUT is related to whether the DUT has failed. Of course the "health" of a DUT may be related to other parametric information. Circuitry on the probe card to provide for calibration of the regulators 130i_4, as well as other components of the probe card, can further assure the accuracy of "health" monitoring. The microcontroller 110, or other circuitry on the probe card can likewise be connected to monitor the "health" of DUTs, or to assure the base PCB 30 and daughter card 100 components are functioning properly and report results to the test system controller 4, or other user interface. In addition to self test and real time or near-real time "health" monitoring, the microcontroller 110, or other processor of the probe card 18 can provide for event logging. Events logged can, for example, include a test history, wafer statistics, pass/fail statistics, DUT site/pin failures, or other data desired when testing using the probe card. Memory included in the microcontroller 110, or separately included on the probe card 18 can be used to store the event log data.
C. Serial Bus Interface
To reduce the amount of routing lines and connector resources needed with use of the daughter cards, a serial bus 145 can be provided in accordance with embodiments of the present invention, as opposed to parallel connections. The microcontroller 110 in Fig. 7 provides a serial bus interface in some embodiments to control the serial bus 145 without additional area overhead. The serial bus 145 of the probe card 18 allows for distribution of the probe card built in self test (BIST) features with less interface wires than a parallel interface.
The serial bus 145 is provided between the daughter card 100 and base PCB 30. Although a single daughter card 100 is shown in Fig. 7, more daughter cards can be used with a serial bus provided between the additional daughter cards, or between the additional daughter cards and the base PCB 30. The serial bus 145 enables communication between the base PCB 30 and daughter cards with less connector and wiring resources than a parallel bus. The serial to parallel converter, such as serial-parallel shift register 146 is provided on the base PCB 30 for distributing the serial bus signals to individual DUTs with less routing lines and connector resources than a completely parallel interface.
Although shown as a simple serial-parallel shift register 146, the serial-parallel shifting device 146 may be a programmable controller such as a processor, DSP, FPGA, PLD, or microcontroller having a basic function of providing parallel to serial conversion. As a processor, the unit 146 can also be configured to perform self test functions, serve to provide programming or data to other processors on the daughter cards, and serve to provide a daisy chained connection of processors through the serial bus 145. As a processor, the serial/parallel controller unit 146 can further utilize compressed data formats, and can function to compress and decompress data and test vectors. For example, the serial/parallel controller unit 146 can be configured to receive binary coded decimal (BCD) data from components not attached to the serial bus and convert the BCD data to serial data for subsequent distribution. Similar data compression and decompression can be provided by other programmable controllers or processors included on one of the daughter cards 100 or base PCB 30 of the probe card 18.
Similarly, the serial/parallel controller unit 146 configured as a processor can enable the probe card to support scan test features of the DUT. The scan port is typically used in manufacturing to provide for a built in self test (BIST) of the chip, with the scan port not later being connected to a package lead after manufacture. With a connection of a DUT scan port to the serial/parallel controller unit, or other scan test circuitry attached to the serial bus, scan test features of the DUT can be enabled by serial/parallel controller unit 146 either in conjunction with or separate from the test system controller 4. The serial interface 133 to the test system controller 4 is further shown in Fig. 7. The serial interface 133 is shown as one line but includes multiple wires, providing for serial communication from the test system controller 4 with less wiring and connector resources than a parallel interface. With the serial interface 133, the test system controller 4 can route control signals to the serial to parallel converter 146, or to the microcontroller 110. The serial interface 133 can be provided from the Joint Test Action Group (JTAG) serial port of the test system controller 4 in some embodiments, with a scan register of the test system controller 4 used to provide serial control signals from the test system controller 4.
Although the test system controller 4 is shown to have a serial interface 133 connection with the microcontroller 110, other type communication interfaces can be provided, such as the parallel interface 135 also shown. The additional interfaces can be used either in combination with the serial interface 133, or alone. Other types of interfaces can include RF, wireless, network, IR, or various connections as the test system controller 4 may have available. Although shown connected only to the microcontroller 110, parallel interface 135 can be connected to other devices on the probe card 18 either directly or over a bus. The serial bus 145 can also be used to distribute analog signals to and from the DUTs.
Embodiments of the present invention can include a serial digital to analog (D/ A) converter (DAC) 144 to convert serial signals to analog form and distribute the signals to multiple DUTs. The D/A converter 144 receives a test signal input through the serial bus 145 from the serial-parallel shift register 146, although the signal could be provided from other components connected to the serial bus 145. The D/A converter 144 can contain multiple D/A converters per package (typically 8, 16 or 32 per package) that are connected to the serial interface bus 145 for delivering analog voltages to the DUTs with less wiring and PCB area than a parallel interface. An analog to digital (AJO) converter (ADC) 147 can further be included to receive analog signals from the DUTs and convert to a digital form to provide signals over the serial bus. An analog multiplexer (MUX) 142 can further be provided to provide feedback from the outputs of the voltage regulators 130i_4 to the microcontroller 110 to enable the microcontroller to assure the voltage regulators 130i_4 are functioning properly for both self test and test integrity assurance. D. FPGA For Programmable Routing
Fig. 8 shows another circuit diagram for components that may be used on the probe card of Fig. 6 according to some embodiments of the invention. The circuit of Fig. 8 modifies
Fig. 7 by using an FPGA 150 to replace the serial-parallel shift register 146, the serial DAC 144, and the serial ADC 147 on the base PCB 30. In some embodiments, it replaces less than all three components (for example, any two).
The FPGA 150 can include an on-board microcontroller, or be programmed/configured to provide one or more of the functions of a microcontroller 110, as well as additional functions. The microcontroller 110 of Fig. 7 is, thus, shown removed in Fig. 8 with its function assumed by FPGA 150. Similarly, the FPGA 150 of Fig. 8 can be programmed to perform one or more of the functions of analog multiplexer 142 of Fig. 7, as well as additional functions. The output of voltage regulators 130i_4 are, thus, shown in Fig. 8 provided to the FPGA 150 and the analog multiplexer 142 of Fig. 7 is removed in Fig. 8. Other components are carried over from Fig. 7 to Fig. 8, and are similarly labeled. The FPGA 150 can be programmed or configured by a program such as Verilog.
Programming or configuration of the FPGA 150 can be provided prior to installation of the FPGA 150 on the probe card 18. Programming or configuration of the FPGA 150 can further be performed after installation using the test system controller 4 or other user interface connected to the probe card 18. The FPGA 150 can be reconfigured, or partially reconfigured on the fly, based on responses from one or more DUTs to facilitate specific tests required for the DUTs. Reconfiguration can allow channels from the test system controller to be reconnected to different probes depending on the DUT response.
The FPGA 150 can be located on the base PCB 150 to reduce the number of routing lines and connectors between a daughter card 100 and the base PCB 30. Alternatively, the FPGA 150 can be included on daughter card 100 or on a separate PCB. The FPGA 150 is shown providing a serial interface to serial bus 145 to provide efficient communications with the serial interface 133 of the test system controller 4, as well as a parallel interface to communicate with the parallel interface 135 of the test system controller 4.
Fig. 8A shows modifications to the circuit of Fig. 8, illustrating how separate FPGAs 150A and 150B can be provided with some functions moved to a daughter card 100 in accordance with some embodiments of the present invention. For efficient transmission of signals, the FPGA 150A on daughter card 100 are shown receiving signals in parallel over parallel bus 135 and converting the parallel signals to serial for transmission to FPGA 150B on the base PCB 150. The FPGA 150B then converts signals from serial to parallel to transmit to the individual DUTs 1241-4. Similarly, signals from the DUTs 124i_4 are converted from parallel to serial in FPGA 150B for transmission to FPGA 150A, while FPGA 150A converts the serial data to parallel for transmission back over the parallel interface 135 back to the test system controller 4. Although FPGAs 150A and 150B are shown, it is understood that discrete parallel to serial, and serial to parallel converters can be used. Similarly, although conversion between serial and parallel signals is shown, it is understood that transmission can occur without conversion depending on design requirements.
II. Probe Card Design And Programming
Programming of a microcontroller 110 or FPGA 150 can be based on the design database or test bench of the DUT. In some embodiments, the output of a CAD design system used to develop the DUT may be used to synthesize a test program loaded into the FPGA 150 or microcontroller 110 program memory located on the probe card 18. The CAD design data base can be used directly or post-processed by design or CAD tools used to design the probe card. Including the controlling device in a library as part of the CAD design process enables a better prediction of expected test results from the IC and probe card, as well as fabrication and programming of test components.
A. Probe Card and IC Design
Some embodiments of the present invention provide methods for merging a design of the IC to be tested and a probe card 18 with controlling on-board components. Further details of design, manufacture and test of an interactive combined design process is described in U.S. Patent No. 6,539,531, referenced previously.
In accordance with some embodiments of the present invention, a conventional cell library is expanded to include computational components that can be included on a probe card as probe card component cells in addition to its conventional IC component cells. Such probe card component cells can include, for example, a programmable controller such as an FPGA.
The FPGA can be reconfϊgurable using code stored in a memory to route test signals from various channels to different probes for contacting the ICs to be tested. In some embodiments, the FPGA or other programmable controller can be reprogrammed by code to route signals from a single channel to completely different DUTs being tested. These characteristics of the FPGA or other programmable controller can be included in component cells of a cell library.
With both IC component cells and probe card component cells available in the cell libraries, the CAD tools that design, simulate and verify the internal portions of an IC to be tested can also concurrently develop, simulate and verify the test system. This enables the CAD tools to treat the IC to be tested and the probe card as a unified design, giving them the flexibility to select and arrange system components not only internal to the IC to be tested but also external to the IC to be tested.
As described earlier, Fig. 1 illustrates a process flow of designing, fabricating, testing and interconnecting a conventional IC. Such a process can be modified according to some embodiments of the present invention to include intelligent features of the probe card 18 as described below.
Referring to Fig. 1, a design engineer initially produces a design specification (70) abstractly describing the behavior of the IC and specifying relevant performance criteria and constraints of the ICs internal circuits as well as performance criteria and constraints for each of the ICs I/O, power and ground interconnect systems. The procedure of (70) can be modified in accordance with some embodiments of the present invention to include one or more of the design specifications for intelligent components on the probe card 18, such as an FPGA, a microcontroller 110, and serial to parallel register 146.
The design engineer then uses CAD tools to develop a high-level HDL behavioral model (72) of the IC to be tested, ICs on the probe card and related test components, and employs a circuit simulator (74) to simulate behavior of the circuit logic to generate the HDL behavioral model (72). The design engineer may iteratively adjust and simulate the HDL model until the simulation verifies that the circuit logic behaves as specified. Thereafter, the design engineer employs CAD synthesis tools (76) to convert the high-level HDL behavioral model (72) into a lower-level, technology specific behavioral model of the circuit, such as a netlist. The netlist describes circuit components using behavioral models of probe card component cells and IC to be tested component cells included in a cell library (80). Each netlist component also provides a physical model of the masks (such as photolithographic masks) needed to lay out and interconnect between the probe card component cells and other ICs to be tested component cells. During the synthesis (76), CAD tools not only iteratively design and simulate the logic, they also iteratively design the entire interconnect system between the IC components to be tested and components on the probe card 18.
During the synthesis (76), simulation and verification tools (82) are used to verify that the circuit and interconnect systems described by the netlist model will meet logic and timing specifications. The synthesis (76) may iteratively simulate and alter the IC circuit components to be tested and probe card components used from the component cell library (80) and their interconnect systems to optimize performance. Having verified the logic and timing of the netlist, the netlist is supplied as an input to CAD tools carrying out detailed floorplanning (78). During the floorplanning process (78), placement and routing tools (86) fix locations of component cells (84) within the IC to be tested, including its bond pads. In accordance with some embodiments of the invention, the external portions of each interconnect system in the probe card are also designed in detail during this floor planning process (78). Simulation and verification (88) further assures the IC to be tested and probe card are properly laid out. With an FPGA 150 used as one of the controlling ICs on a probe card assembly in some embodiments of the present invention, routing and internal configured logic is modeled as part of a CAD layout along with traces in the PCB and any daughter cards leading to and from I/O pins of the FPGA 150. With different probe or contact pitches for DUTs, both the FPGA and traces in the PCB layers can be modified by a designer. In alternative embodiments, with DUT configurations remaining the same for different test environments, it is also possible that the test code or FPGA configuration only would be modified based on CAD data, and that the rest of the circuitry would be largely re-used from a previous design cycle. A single probe card can, thus, be used for multiple test configurations.
An output of the floorplanning process (78) is a description of a set of masks defining ICs on the wafer and the probe card assembly. These masks allow an IC manufacturer to fabricate both the wafer and probe card (89).
B. Programmable Routing
Signal, power and ground traces in a probe card are described previously as being routed with some type of space transformation, either using the space transformer 34 or base PCB 30. Once these traces are manufactured, there is little flexibility in making changes. Flexibility can be built into probe cards by ICs such as relays, switches, or an FPGA to provide controllable rerouting of the traces. Using a programmable or controllable IC to route test signals provides a great degree of flexibility, allowing the same probe card to be used for many designs by simply reprogramming the IC on the probe card. In some embodiments, the ICs of the probe card are controlled or programmed from automatic test equipment attached to the probe card, allowing test engineers to re-program the probe card in real time as they were debugging a test program.
In some embodiments, the FPGA 150, as shown in Fig. 8, is configured to provide programmable test channel routing, allowing selection of different test channel paths to particular probes. The FPGA 150 can function to control routing along with providing a serial-parallel shift function, or function to control trace routing without providing any serial- parallel shifting. Other programmable ICs on the probe card, such as a PLD or simple programmable switches, can similarly be used to provide the programmable trace routing. Programming to set the routing paths of the FPGA can be downloaded into the FPGA 's configuration memory from the CAD design software described above.
As described previously with respect to Fig. 6, connectors 24 distribute signals from the test system controller 4 to connectors 24 of the base PCB 30. Channel transmission lines 40 then distribute signals from the connectors 24 horizontally in the PCB 30 for connection to DUTs. In some embodiments of the present invention, such as that shown in Fig. 8, the channel transmission lines 40 of the PCB are routed through the FPGA 150 on the base PCB 30 to enable routing resources of the test system controller 4 to be programmably connectable to different DUTs. The DUTs tested can be provided on a wafer, or DUTs can be tested on individual dies cut out from a wafer. The DUTs testable can include memory devices as well as other components, with non-limiting examples of the memory devices including DRAM, SRAM, SDRAM, MPUs and Flash. The FPGA 150 simply serves as a programmable switch matrix. Resources from the test system controller 4 can be provided either serially or directly to an FPGA 150 on a daughter card, or on the space transformer 34 to enable programmable connection of test system controller resources to different DUTs. Connection to the FPGA 150 either through the test system controller 4, or through a separate connection (not shown) from a user interface such as a personal computer allows the FPGA 150 to be reprogrammed to reconfigure trace routing as desired.
A CAD system can be enhanced by designing the FPGA routing and circuitry along with DUT circuitry. The FPGA routing can reduce components required for testing on the DUT circuitry and move them into the FPGA. Further, with flexible FPGA routing, DUT circuitry can potentially be configured more economically for the DUT with complexity moved into the FPGA of the test system.
A similar system for designing a probe card substrate along with a layout of circuits on a wafer being tested are described in U.S. Patent 6,429,029 entitled "Concurrent Design And Subsequent Partitioning Of Product And Test Die" to Eldridge et al, and U.S. Patent No. 6,551,844 entitled "Test Assembly Including A Test Die For Testing A Semiconductor Product Die." These patents both describe a CAD system for concurrent design of the product die (on the wafer to be tested) and a test die (layout of a substrate for a probe card space transformer) initially as a unified design. The design methodology then partitions the unified design into the test die and the product die. The product and test die can then be fabricated on separate semiconductor wafers. By later partitioning the product circuitry and test circuitry into separate die, embedded test circuitry can be either eliminated or minimized on the product die. This tends to decrease the size of the product die and decrease the cost of manufacturing the product die while maintaining a high degree of test coverage of the product circuits within the product die. The test die can then be used to test multiple product die on one or more wafers.
According to embodiments of the present invention, a similar procedure described in these patents can be performed to concurrently design a product die and a test die that are later separately manufactured. The present invention simplifies the fabrication of the test die because an FPGA can be programmed, according to the present invention, to provide the routing of the test die and any circuitry needed on the test die. Accordingly, limited fabrication differences will be needed in the actual test die substrate used with the on-board FPGA implementing most of the design differences.
C. Programmable Test Signal Generation And Interpretation Of Test Results In addition to programmable routing, according to some embodiments of the present invention the microcontroller 110 or FPGA 150 on board a probe card 18 can be programmed to generate test signals, and/or to receive test signal returns and provide an interpretation of the test results. Programming can be provided to the probe card 18 in the form of code stored in a memory device on the probe card 18. The memory can be either an on-board memory as part of the microcontroller 110 on a probe card 18, or as a separate memory chip accessible by the microcontroller 110. Code to generate the test vector signals and interpret test data can be generated by the CAD synthesis tools that simulate operation of a test system. The code generated by the CAD design tools can simply be loaded into memory on the probe card 110.
III. Burn-in Tester
Fig. 9 illustrates a test system setup according to some embodiments of the present invention where testing is substantially reduced to burn-in testing to reduce the test circuit components needed. As shown, a personal computer 270 and power supply 272, as opposed to an ATE tester 4 previously described, provide external signals to the probe card 18. Further, the probe card 18 is shown including daughter cards 100 to support circuit elements 114 on board the probe card 18 similar to that illustrated in Fig. 6. Note that although stacked daughter cards 100 are shown, in some embodiments the circuit elements 100 may be provided on a main PCB 30 of the probe card 18. With the components of Fig. 9, features that can be provided using different embodiments of the present invention include: (1) controlling test circuitry included on the probe card 18, (2) limited test channel pads per wafer 14 when testing flash or non- volatile memory, and (3) no receive signal processing needed when burn-in only testing is desired, allowing the personal computer 270 and power supply 272 to be used with less circuitry to provide power and control signals than a more complex ATE tester. The components of Fig. 9 allow for burn-in of DUTs on a wafer 14, although it is contemplated that the wafer can be at least partially diced up into separate die carrying the DUTs, or completely diced up and the dies held together (prior to installing in a package or device) in a fixture for testing using the prober 10 as a support and the test components of Fig. 9 described herein. It is also contemplated that in addition to burn-in testing, more complex testing can be performed with the configuration of Fig. 9 with additional wiring and test components.
Fig. 10 shows embodiments of circuitry that can be included on the probe card of Fig. 9 to perform burn-in testing of non-volatile memory. As shown, the circuitry includes a microcontroller 202, memory 204, an address counter 206, a start loop count register 208, a loop counter 210, a clock 212 and buffers 214. The system is controlled by microcontroller 202, which may be one of a variety of programmable control devices including a microprocessor, a digital signal processor, or a sequencer. The memory 204 stores programming states for transmitting through buffers 214 to program different values into the non- volatile memory devices of DUTs and subsequently erase the non- volatile memory devices to provide for burn-in testing. Outputs of the memory 204 are provided from the buffers 214 through channels of the probe card to resilient contacts to connect to pads of the individual DUTs on a wafer.
To provide the sequence of programming states, the microcontroller 202 provides control signals to set the clock 212, and then to start loop address register 208 and loop counter 210 to start a sequence of addresses flowing from address counter 206. The clock 212 and loop counter 210 provide signals through an AND gate 211 to address counter 206 to sequentially count through the memory addresses of memory 204. As each location of memory 204 is addressed, the microcontroller 202 provides appropriate programming and erase signals addressed to individual memory cells of the non-volatile memory array 204. The memory 204 can have vectors or a test program stored to control program and erase operations as written by the microcontroller 202. An external connection can likewise be provided to the microcontroller 202, such as from a personal computer 270 shown in Fig. 9, to provide test vectors for altering the contents of the memory 204. In some embodiments, the microcontroller 202 provides test status information through an interface to a display on the external user interface such as the personal computer 270 shown in Fig. 9.
For the embodiments illustrated in Fig. 10, an output buffer 214 is provided to supply signals to each DUT, so that all DUTs on a wafer can be set up in parallel with no wait states. In some embodiments, at least one pin is provided to monitor a ready/busy state from a DUT to temporarily halt some programming operations. With burn-in testing only providing transmit signals, if a DUT is in a busy state after timeout, testing will continue. Further, with no read states, program verification cycle times are not required. Further, although only eight control outputs are shown provided per DUT from each output buffer 214, this number may vary, illustrating that a minimal number of control pins are typically used on a non-volatile memory device (particularly flash memory) that has serial inputs. Only one or two power supply inputs per DUT for a flash memory are typically required, along with only a single ground connect line for all the DUTs on a wafer. Operation of the circuitry of Fig. 10 is further simplified, with only an initialization step and then a loop to supply addresses to memory 204.
Although the components of Fig. 10 are shown configured to transmit signals to program and erase memory cells of a non- volatile memory, in some embodiments components can be included to receive or read the state of the non- volatile memory to perform additional tests. To read signals, additional read buffers can be used that are enabled, while output buffers 214 are disabled, with the output of additional read buffers connected by channels to an external tester or personal computer. The test signals can likewise be directed from the additional read buffers to a microcontroller, with the microcontroller processing the signals and providing test results to an external user display, such as on the personal computer display shown in Fig. 9. In other embodiments, one or more of the components of Fig. 10 can be programmed into a Field Programmable Gate Array (FPGA) or other Programmable Logic Device (PLD) provided on the probe card. The microcontroller 202 as well as memory 204 can be included as on-board elements of the FPGA. Also, with systems using components not shown in Fig. 10, such as a system that provides for reading from a memory device, it is understood that the additional components can be programmed into the FPGA, or other PLD.
The burn-in only test system according to some embodiments of the present invention is particularly configured for flash memory and supplies high voltages and currents on test channels to enable programming and erase operations for the non-volatile flash memory. With non-volatile or flash memory where larger transistor sizes are used to form the non- volatile memory cells, a larger spacing is provided between DUT pads in an array. Larger spacing between DUT pads further exists because non-volatile memory typically uses serial interface connections. The larger spacing and limited circuitry for burn in testing enables a test system according to embodiments of the present invention to test all DUTs on a wafer in a single touch down. Multiple probe cards used for flash memory burn in testing can be likewise controlled using a single personal computer.
With an FPGA used on a probe card, along with an external personal computer interfacing with the FPGA as shown in Figs. 9-10, test functions are divided between these components for efficient operation as described generally previously. Test functions performed by the FPGA, or local card controller, include - test sequence control; test vector generation; reporting of test results; and diagnostic self test of the functionality of components on the probe card. If receive capabilities are provided, an FPGA or local card controller can function to disable non-functional DUTs by disconnecting power or sending a disable/not- ready signal. Test functions performed by a personal computer can include - downloading diagnostic, test sequence and pattern information needed for testing particular DUT configurations to an FPGA or controller on a probe card; collecting and reporting test information from an FPGA or controller; and providing an interface with the probe card components, prober, and power supplies. In some embodiments, a touch down detector is provided on each spring probe of the probe card, and monitored by the personal computer to control movement of the prober.
Fig. 11 illustrates embodiments of the present invention with an FPGA 150 providing the function of components described with respect to Fig. 10 for testing of non- volatile memory elements along with interfacing to a test controller 270 and power supply 272. The circuitry of Fig. 11 further illustrates power supply circuit components on the probe card for providing power to DUTs 124 from the power supply 272 enabling limited power supply components to be used external to the probe card. With power supply control components and an FPGA 150 included directly on a probe card, power can be provided from a simple power supply 272 and control can be provided from a simple test controller 270, as illustrated in Fig. 9, rather than use of a complex power source such as in an ATE tester.
The added power control circuitry shown in Fig. 11 serves to receive power from a simple power supply, and distribute the power to DUTs 124 while isolating failed or shorted DUTs to prevent them from affecting the other good devices connected to a common power supply unit 272. To isolate failed power supplies in Fig. 11, voltage regulators 130 are provided in series with each DUT power pin. The voltage regulators 130 have power supplied from power supply 272 and distribute the signal to multiple DUTs 124. The voltage regulators 130 function to isolate failed DUTs from the good DUTs operating from the same voltage source by detecting current surges caused by a DUT with a short, or similar fault, and then cutting off or limiting current to the failed DUT. Although shown as voltage regulators 130 in Fig. 11, the voltage regulators 130 can be replaced by switches or current limiters with similar feedback enabling isolation of a failed DUT.
In addition to isolation of a power supply line from failed DUTs in Fig. 11, power supply control can be further provided to prevent a reduction of power from a single supply 272. In embodiments shown, to increase power, a DC/DC converter 134 can be provided on daughter card 100 to provide additional DUT power. The power supply 272 can have a programmable voltage output with a fixed maximum current. Many DUTs may operate at lower voltages than are supplied by power supply 272. In that case, the test system controller can be programmed to a higher voltage and the DC/DC converter 134 can regulate down to a lower voltage and higher current enabling the power supply 272 to drive more DUTs. Control signals can then be provided to and from the FPGA 150 to control the voltage output through the regulators 130, as illustrated.
To accommodate power supply control components such as DC/DC converter 134 and voltage regulators 130 and other heat generating elements used on the probe card, or components that may overheat when heat is supplied for burn-in testing, discrete components included on the probe card can be provided to reduce temperature and provide a temperature control system on the daughter cards 100, or on the base PCB 30. The temperature control system can include temperature sensors, along with heat sinks, fans, electric coolers, heaters, or other devices needed to maintain component temperatures within a desired range. The FPGA 150 as shown in Fig. 11 can provide program and erase signals to pads of the DUT. Programming or configuration of the FPGA 150 can be provided prior to installation of the FPGA 150 on the probe card. Programming or configuration of the FPGA 150 can further be performed after installation using the test system controller 270 connected to the probe card. The FPGA 150 can be reconfigured based on responses from one or more DUTs to facilitate specific tests required for the DUTs. The FPGA can be customized by software for testing specific DUT designs. In some embodiments, the FPGA is controlled or programmed from automatic test equipment attached to the probe card, allowing test engineers to re-program the probe card in real time as they were debugging a test program. In other embodiments, the FPGA may be re-programmed "on the fly" in response to data received during the test process. The FPGA 150 can likewise be programmed using CAD software as described previously.
The FPGA 150 can be located on the base PCB 30 rather than on daughter cards 100 to reduce the number of routing lines and connectors between daughter cards 100 and the base PCB 30, although it is conceivable the FPGA 150 could be included on one of the daughter cards 100. The FPGA 150 is shown providing an interface to enable efficient communications with the test system controller 270 to configure the FPGA to function with different DUT configurations and to provide test results to an external personal computer.
The components shown in Fig. 11 can be located on any of the probe card PCBs that may be required. Power supplies may be located on the same PCBs as programmable controllers or other ICs on the probe card. Also, depending on design requirements, the
FPGA 150 may be configured to act as the power supply, with no other separate power delivery components required.
Although embodiments of the present invention are described for testing memory devices such as flash, DRAM or SRAM, it is contemplated that embodiments can likewise be provided for burn-in testing of non-memory devices such as microprocessor units (MPUs), or programmable logic devices (PLDs). A sequence of operations or instructions can be written to DUTs on a wafer, such as MPUs or PLDs using a probe card and user interface, as shown configured in Fig. 9, to allow burn-in testing. Further, with a limited number of DUTs per wafer, additional signals can be provided for reading memory cell states using a general user interface or personal computer rather than a more complex ATE tester device. Reading may be easily accommodated beyond burn-in with less wiring and components than are required for both reading and writing. This may require a series of high speed interfaces be implemented on the DUTs. Fig. 12 illustrates further embodiments of the present invention, where a number of probe cards 18 are connectable together in a frame 360 to form a single prober. Fig. 12 illustrates that the probe cards can be rectangular, or any of a variety of shapes, as opposed to the round shape of Fig. 5. The fixture 360 enables the probe cards 18 to be inserted like cassettes. If a wafer being tested is relatively small, only a single probe card 18 will be needed, but if larger wafers are tested, additional probe cards can be inserted into a frame 360 to form a prober that can still test all DUTs on the larger wafer or contact region in a single touch down. As further illustrated in Fig. 12, all probe cards 18 in the frame 360 can be connected to a single personal computer 270, although multiple computers 270 or a more complex ATE tester are contemplated if significant processing is required. As in Fig. 9, the probe cards 18 are shown in Fig. 12 with attached daughter cards 100 supporting components 114, although daughter cards may be eliminated depending on design requirements. A probe card assembly made according to some embodiments of the present invention can further be used to test DUTs that have been diced up from a wafer and reassembled as individual dies or dies places in carriers, such as described in U.S. Application No. 10/177/367, filed June 19, 2002, entitled "Test Method for Yielding a Known Good Die," by Miller, et al.
A test system according to some embodiments of the present invention shown in Fig. 2 or previous figures can further be used for burn-in testing, including burn-in testing of volatile memory devices where a number of cycles of programming and erasing of memory cells can be performed using the test system with operation temperature varied to simulate extreme or worst case operating conditions. After burn-in testing, further tests can then be performed to disconnect rows of memory cells that include faulty memory cells before dicing a wafer up into individual chips. As another alternative, DUTs that fail further testing after burn-in can be discarded after dicing up the wafer, avoiding the packaging costs for failed DUT dies.
Although embodiments of the present invention have been described above with particularity, this was merely to teach one of ordinary skill in the art how to make and use the embodiments. For example, although described as individual features herein, the embodiments of the present invention described can be used either individually, or combined as test requirements may dictate. Many additional modifications will fall within the scope of the invention, as that scope is defined by the following claims.

Claims

1. A method of programming a test system to perform testing of integrated circuits (ICs), the method comprising: providing code to a memory on a probe card, the probe card comprising a plurality of probes, the code being readable by a programmable controller on the probe card to control the provision of test signals from channels of a test system controller through the probes to the
ICs, wherein an interconnect relation between channels of a test system controller and the plurality of probes is configurable via the code.
2. The method of claim 1, wherein the programmable controller comprises a Field Programmable Gate Array (FPGA), and the code is readable to configure the FPGA to selectively route signals from individual ones of the channels of the test system controller to different ones of the plurality of probes on the probe card.
3. The method of claim 2, wherein the FPGA selectively routes signals from individual ones of the channels to different Devices Under Test (DUTs) formed by the ICs.
4. The method of claim 1, wherein the code is readable by the programmable controller to enable the programmable controller to generate test signals and apply the test signals from the probe card to the ICs.
5. The method of claim 1, wherein the code is further readable by the programmable controller to enable the programmable controller to process test signal results received from ICs by the probe card, and to provide the processed results from the probe card to a user interface.
6. The method of claim 5, wherein the programmable controller comprises at least one of a field programmable gate array (FPGA), a digital signal processor (DSP), and a microprocessor.
7. A method of claim 1 wherein the programmable controller is provided on a daughter card attached to a main PCB of the probe card, the programmable controller providing test signals in a serial manner from the daughter card to the main PCB, the method further comprising: converting the test signals received from the programmable controller from serial to parallel on the main PCB; and distributing the test signals to the probes.
8. The method of claim 1, wherein a code is derived from a Computer Aided Design (CAD) system.
9. The method of claim 8, wherein interconnects between the probes and the IC are configurable based on the CAD.
10. The method of claim 1, wherein the code comprises a computer readable medium for designing interconnects between the channels of the test system controller and the probes of the probe card , the method further comprising:
(a) providing a cell library of structural component cells including the IC components for the ICs to be tested as well as components that can be included in a probe card, the cell library including a structural model and a behavior model for the structural component cells, the structural model describing a layout of the corresponding structural component cell; and
(b) providing the cell library with interconnect component cells each for forming a signal path between at least one of the structural component cells and at least one of another of the structural component cells, wherein each of the interconnect component cells includes structural and behavioral models of its corresponding interconnect system component.
11. The method of claim 10 further comprising the steps of:
(c) selecting the structural component cells to be included in said ICs to be tested and the probe card and selecting the interconnect component cells;
(d) creating a behavioral model of said ICs to be tested and said probe card based on behavioral models included in at least one of said interconnect component cells and the structural component cells selected at step (c), and
(e) employing said behavioral model created at step (d) to simulate a behavior of said ICs to be tested and said probe card when communication occurs between the probe card and said the ICs to be tested.
12. The method of claim 11 further comprising the steps of:
(f) generating a probe card structural model based on the programmable components on the probe card and interconnect component cells selected at step (c), and
(g) fabricating said probe card in accordance with said probe card structural model.
13. The method of claim 11, wherein the step (c) comprises determining the configuration of an FPGA on the probe card to selectively direct signals between the probe card and the ICs to be tested, the method further comprising:
(f) programming the FPGA on the probe card based on the configuration determined in step (c).
14. The method of claim 11 , further comprising the step of:
(f) programming a programmable controller on the probe card to generate test signals to provide from the probe card to the ICs to be tested based on the behavioral model of step (d).
15. The method of claim 14, further comprising the step of:
(h) programming a programmable controller on the probe card to determine test results based on signals received from ICs to be tested, the programming being based on the behavioral model of step (d).
16. The method of claim 3, wherein the programmable controller of the probe card is configured to send program and erase voltages to provide the signals for burn-in to ICs that form devices under test (DUTs), the DUTs comprising memory devices.
17. The method of claim 16, wherein the probe card is configured to only transmit the signals to provide for the burn-in.
18. The method of claim 16, wherein serial test signals are provided to at least one serial port of each of the DUTs.
19. The method of claim 16, wherein the DUTs comprise at least one of DRAM, SRAM, SDRAM, MPUs and Flash.
20. The method of claim 16, wherein the programmable controller on the probe card includes circuitry comprising: a memory storing program and erase voltage control signals for providing to the DUTs to perform burn-in testing; an address counter connected to the memory to provide a sequence of addresses to the memory so that the memory provides a sequence of the control values to the DUTs to perform burn-in testing; a microcontroller for storing data in the memory and for providing signals to control the address counter to enable it to send the sequence of addresses to the memory; and output buffers connected between the memory and channels on the probe card, each output buffer providing the control signals for one of the DUTs.
21. The method of claim 16, wherein the programmable controller comprises a Field Programmable Gate Array (FPGA), the method further comprising partially reprogramming the FPGA during the burn-in.
22. A method to perform testing of integrated circuits (ICs), the method comprising: partially reconfiguring a Field Programmable Gate Array (FPGA) on a probe card during testing of the ICs, the probe card comprising a plurality of probes, the FPGA being reconfigured to control the provision of test signals from individual channels of a test system controller to different ones of the probes to the ICs during the testing.
23. A probe card system comprising: a probe card comprising: a substrate supporting probes; a programmable controller controlling the provision of test signals from channels of a test system controller through the probes for providing to Devices Under Test (DUTs); and a memory device for storing code to configure the programmable controller; and a Computer Aided Design (CAD) system for determining a design for programming the memory device to selectively route signals from individual ones of the test channels to different DUTs as determined by a design of the DUTs.
24. The probe card system of claim 23, wherein the programmable controller comprises a Field Programmable Gate Array (FPGA).
25. The probe card system of claim 23, wherein the CAD system further determines the layout of the DUTs and selects the routing of signals based on the layout determined for the
DUTs.
26. The probe card system of claim 25, wherein the CAD system further provides a design of circuit elements for programming into the programmable controller based on the layout determined for the DUTs.
27. A DUT tested by the probe card system of claim 23.
PCT/US2007/069810 2006-06-13 2007-05-25 Method of designing an application specific probe card test system WO2007146583A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP07797802.1A EP2032998A4 (en) 2006-06-13 2007-05-25 Method of designing an application specific probe card test system
JP2009515555A JP5180199B2 (en) 2006-06-13 2007-05-25 Design method for application specific probe card test system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/452,784 US8581610B2 (en) 2004-04-21 2006-06-13 Method of designing an application specific probe card test system
US11/452,784 2006-06-13

Publications (2)

Publication Number Publication Date
WO2007146583A2 true WO2007146583A2 (en) 2007-12-21
WO2007146583A3 WO2007146583A3 (en) 2009-02-26

Family

ID=38832623

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/069810 WO2007146583A2 (en) 2006-06-13 2007-05-25 Method of designing an application specific probe card test system

Country Status (7)

Country Link
US (1) US8581610B2 (en)
EP (1) EP2032998A4 (en)
JP (1) JP5180199B2 (en)
KR (1) KR20090028569A (en)
CN (1) CN101501512A (en)
TW (1) TWI497510B (en)
WO (1) WO2007146583A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ITMI20102434A1 (en) * 2010-12-28 2012-06-29 Technoprobe Spa MEASURING HEAD FOR A TEST EQUIPMENT FOR ELECTRONIC DEVICES
ITMI20102433A1 (en) * 2010-12-28 2012-06-29 Technoprobe Spa INTERCONNECTION SYSTEM FOR A TEST DEVICE OF ELECTRONIC DEVICES

Families Citing this family (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7579269B2 (en) 1993-11-16 2009-08-25 Formfactor, Inc. Microelectronic spring contact elements
US6525555B1 (en) 1993-11-16 2003-02-25 Formfactor, Inc. Wafer-level burn-in and test
US7307433B2 (en) * 2004-04-21 2007-12-11 Formfactor, Inc. Intelligent probe card architecture
US7360130B2 (en) * 2004-05-24 2008-04-15 Jed Margolin Memory with integrated programmable controller
US7245134B2 (en) * 2005-01-31 2007-07-17 Formfactor, Inc. Probe card assembly including a programmable device to selectively route signals from channels of a test system controller to probes
US7609080B2 (en) * 2005-03-22 2009-10-27 Formfactor, Inc. Voltage fault detection and protection
US20070218571A1 (en) * 2006-03-17 2007-09-20 Impinj, Inc. Disabling poorly testing RFID ICs
ATE492885T1 (en) * 2006-05-18 2011-01-15 Dialog Semiconductor Gmbh MEMORY TEST APPARATUS
US7649366B2 (en) 2006-09-01 2010-01-19 Formfactor, Inc. Method and apparatus for switching tester resources
US7852094B2 (en) * 2006-12-06 2010-12-14 Formfactor, Inc. Sharing resources in a system for testing semiconductor devices
JP5572084B2 (en) * 2007-04-03 2014-08-13 スキャニメトリクス,インコーポレイテッド Electronic circuit testing using active probe integrated circuits
US8362481B2 (en) 2007-05-08 2013-01-29 Scanimetrics Inc. Ultra high speed signal transmission/reception
CA2687120A1 (en) * 2007-05-08 2008-11-13 Scanimetrics Inc. Ultra high speed signal transmission/reception
TW200846682A (en) * 2007-05-25 2008-12-01 King Yuan Electronics Co Ltd A probe card assembly with ZIF connectors, method of assembling, wafer testing system and wafer testing method introduced by the same
TW200846688A (en) * 2007-05-25 2008-12-01 King Yuan Electronics Co Ltd A testboard with ZIF connectors, method of assembling, integrated circuit testing system and testing method introduced by the same
US7768840B1 (en) * 2007-08-29 2010-08-03 Virage Logic Corporation Memory modeling using an intermediate level structural description
US7888955B2 (en) * 2007-09-25 2011-02-15 Formfactor, Inc. Method and apparatus for testing devices using serially controlled resources
US7977959B2 (en) 2007-09-27 2011-07-12 Formfactor, Inc. Method and apparatus for testing devices using serially controlled intelligent switches
WO2009048618A1 (en) * 2007-10-11 2009-04-16 Veraconnex, Llc Probe card test apparatus and method
DE102007062974B4 (en) * 2007-12-21 2010-04-08 Phoenix Contact Gmbh & Co. Kg Signal processing device
TW200928654A (en) * 2007-12-31 2009-07-01 Powerchip Semiconductor Corp Voltage adjusting circuits
US7893701B2 (en) * 2008-05-05 2011-02-22 Formfactor, Inc. Method and apparatus for enhanced probe card architecture
KR100984682B1 (en) * 2008-11-13 2010-10-04 엠텍비젼 주식회사 Memory stack probe card and test method using it
TWM358407U (en) * 2008-12-31 2009-06-01 Princeton Technology Corp Semiconductor device test system of network monitoring
KR101313531B1 (en) * 2009-02-27 2013-10-02 가부시키가이샤 어드밴티스트 Testing apparatus and testing method
TWI386649B (en) * 2009-03-18 2013-02-21 Mjc Probe Inc Probe card
US7969175B2 (en) * 2009-05-07 2011-06-28 Aehr Test Systems Separate test electronics and blower modules in an apparatus for testing an integrated circuit
KR101090297B1 (en) * 2009-06-12 2011-12-07 (주)브이알인사이트 Multiply stacked FPGA board for a semiconductor design verification
US8400176B2 (en) * 2009-08-18 2013-03-19 Formfactor, Inc. Wafer level contactor
US8564308B2 (en) * 2009-09-30 2013-10-22 Tektronix, Inc. Signal acquisition system having reduced probe loading of a device under test
US8127187B2 (en) * 2009-09-30 2012-02-28 Integrated Device Technology, Inc. Method and apparatus of ATE IC scan test using FPGA-based system
EP2315364B1 (en) * 2009-10-21 2016-12-07 STMicroelectronics Srl Signal transmission through LC resonant circuits
EP2315043B1 (en) 2009-10-21 2019-07-24 STMicroelectronics Srl Testing of electronic devices through a capacitive interface
KR101550870B1 (en) * 2009-12-02 2015-09-07 삼성전자주식회사 Test apparatus having probe card and testing method using the same
IT1398937B1 (en) * 2010-02-17 2013-03-28 St Microelectronics Srl METHOD FOR PERFORMING ELECTRICAL TESTING OF ELECTRONIC DEVICES
WO2012031362A1 (en) * 2010-09-07 2012-03-15 Corporation De L ' Ecole Polytechnique De Montreal Methods, apparatus and system to support large-scale micro- systems including embedded and distributed power supply, thermal regulation, multi-distributed-sensors and electrical signal propagation
CN102169846B (en) * 2011-01-27 2013-12-11 北京确安科技股份有限公司 Method for writing multi-dimensional variable password in parallel in process of testing integrated circuit wafer
SG193423A1 (en) * 2011-03-16 2013-10-30 Formfactor Inc Wireless probe card verification system and method
US10776233B2 (en) 2011-10-28 2020-09-15 Teradyne, Inc. Programmable test instrument
US9470759B2 (en) * 2011-10-28 2016-10-18 Teradyne, Inc. Test instrument having a configurable interface
US9759772B2 (en) * 2011-10-28 2017-09-12 Teradyne, Inc. Programmable test instrument
CN102628923B (en) * 2012-03-19 2015-04-08 硅谷数模半导体(北京)有限公司 Test device of analog circuit
US20140070831A1 (en) * 2012-08-27 2014-03-13 Advantest Corporation System and method of protecting probes by using an intelligent current sensing switch
CN102818923B (en) * 2012-08-29 2017-11-14 上海华虹宏力半导体制造有限公司 Output voltage of internal power source of chip measuring system and method
TWI452313B (en) * 2012-11-29 2014-09-11 Univ Shu Te Fpga-based embedded inspection system for circuit board
CN103064006B (en) * 2012-12-26 2016-09-14 中国科学院微电子研究所 testing device for integrated circuit
TWI489113B (en) * 2013-07-15 2015-06-21 Mpi Corp A probe card that switches the signal path
US9286181B2 (en) * 2013-07-31 2016-03-15 Globalfoundries Inc. Apparatus for capturing results of memory testing
JP6306389B2 (en) * 2013-09-17 2018-04-04 東京エレクトロン株式会社 Board inspection equipment
JP2015081885A (en) * 2013-10-24 2015-04-27 ソニー株式会社 Semiconductor integrated circuit
JP6478562B2 (en) 2013-11-07 2019-03-06 株式会社半導体エネルギー研究所 Semiconductor device
US9122833B2 (en) * 2013-11-21 2015-09-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method of designing fin field effect transistor (FinFET)-based circuit and system for implementing the same
JP6393590B2 (en) 2013-11-22 2018-09-19 株式会社半導体エネルギー研究所 Semiconductor device
JP6444723B2 (en) 2014-01-09 2018-12-26 株式会社半導体エネルギー研究所 apparatus
US9379713B2 (en) 2014-01-17 2016-06-28 Semiconductor Energy Laboratory Co., Ltd. Data processing device and driving method thereof
US9869716B2 (en) 2014-02-07 2018-01-16 Semiconductor Energy Laboratory Co., Ltd. Device comprising programmable logic element
JP2015165226A (en) 2014-02-07 2015-09-17 株式会社半導体エネルギー研究所 Device
KR102179245B1 (en) * 2014-03-19 2020-11-16 주식회사 아도반테스토 Wafer for inspection and test system
TWI569028B (en) * 2014-05-02 2017-02-01 塞拉有限公司 Debugging system
CN104238549A (en) * 2014-09-13 2014-12-24 国家电网公司 Detection device of monitoring equipment of switching station
US10126791B2 (en) * 2014-11-04 2018-11-13 Progranalog Corp. Configurable power management integrated circuit
KR102324800B1 (en) * 2014-11-11 2021-11-11 삼성전자주식회사 Rechargeable power module and test system including the same
CN104795110B (en) * 2015-04-17 2017-10-20 深圳市江波龙电子有限公司 A kind of test device of memory module
US9865360B2 (en) * 2015-10-22 2018-01-09 Sandisk Technologies Llc Burn-in memory testing
WO2017100953A1 (en) * 2015-12-18 2017-06-22 Zurich Instruments Ag Device for dynamic signal generation and analysis
JP6596374B2 (en) * 2016-03-28 2019-10-23 東京エレクトロン株式会社 Board inspection equipment
TWI585879B (en) * 2016-04-08 2017-06-01 中華精測科技股份有限公司 Wafer test apparatus and manufacture method for the same
US10235485B1 (en) * 2016-09-27 2019-03-19 Altera Corporation Partial reconfiguration debugging using hybrid models
CN209979755U (en) * 2018-12-29 2020-01-21 杭州广立微电子有限公司 Addressable test chip capable of improving resistance measurement precision and test system thereof
JP2018147959A (en) * 2017-03-02 2018-09-20 東京エレクトロン株式会社 Inspection system, and failure analysis/prediction method of inspection system
US10241146B2 (en) * 2017-05-01 2019-03-26 Advantest Corporation Test system and method
DE102017209443A1 (en) * 2017-06-02 2018-12-06 Feinmetall Gmbh Contact module for electrical contact contacting of a component and contact system
CN107589368A (en) * 2017-08-24 2018-01-16 成都天奥技术发展有限公司 EPC3C120F484 types FPGA configurations/test/debugging adapter
TWI621855B (en) * 2017-11-13 2018-04-21 和碩聯合科技股份有限公司 Thimble fixture with power-supply protective device
CN108008276B (en) * 2017-11-29 2024-01-26 湖北航天技术研究院计量测试技术研究所 Test auxiliary device for multi-channel transistor array
US11520388B2 (en) * 2017-12-27 2022-12-06 Intel Corporation Systems and methods for integrating power and thermal management in an integrated circuit
US10677815B2 (en) * 2018-06-08 2020-06-09 Teradyne, Inc. Test system having distributed resources
US10761138B2 (en) * 2018-09-18 2020-09-01 Advantest Corporation Low cost built-in-self-test centric testing
CN109375017B (en) * 2018-11-01 2021-10-22 上海赛飞航空线缆制造有限公司 Flexible cable test bench
CN111239614A (en) * 2018-11-29 2020-06-05 深圳市泰斯电子有限公司 Method for realizing object distribution on interactive interface by managing test object
US10679723B1 (en) * 2018-12-06 2020-06-09 Pdf Solutions, Inc. Direct memory characterization using periphery transistors
US10976361B2 (en) 2018-12-20 2021-04-13 Advantest Corporation Automated test equipment (ATE) support framework for solid state device (SSD) odd sector sizes and protection modes
CN110136770B (en) * 2019-05-31 2020-09-22 济南德欧雅安全技术有限公司 Test fixture and test method for testing memory component in application program
TWI704361B (en) * 2019-08-01 2020-09-11 正崴精密工業股份有限公司 An automated circuit board test system and a method thereof
CN110504000B (en) * 2019-08-26 2021-04-13 上海华力集成电路制造有限公司 Method for identifying probe card information of wafer-level test tester
CN111443321B (en) * 2020-03-13 2021-06-22 上海泽丰半导体科技有限公司 High-speed probe card test method and test system
CN111552599B (en) * 2020-04-26 2024-04-09 武汉精测电子集团股份有限公司 Distributed process processing system, semiconductor aging test method and system and distributed system
US11215663B2 (en) * 2020-04-28 2022-01-04 Reedholm Systems Corporation Systems and methods for parametric testing
KR102326670B1 (en) * 2020-07-14 2021-11-16 주식회사 엑시콘 Semiconductor device test apparatus having diagnosis device
CN112595955A (en) * 2020-11-26 2021-04-02 中国计量大学 Quantum chip detection tool and detection system
CN112782555A (en) * 2020-12-09 2021-05-11 中国电子科技集团公司第十一研究所 Circuit board and device for wafer test of digital infrared detector reading circuit
US11449657B2 (en) * 2020-12-16 2022-09-20 Nxp Usa, Inc. Integrated input/output pad and analog multiplexer architecture
TWI776476B (en) * 2021-04-20 2022-09-01 旺矽科技股份有限公司 Probe card and inspection device using the same
CN113326168B (en) * 2021-05-19 2022-06-28 杭州加速科技有限公司 Pin mapping method for chip test
US20220397601A1 (en) * 2021-06-11 2022-12-15 Nanya Technology Corporation Test system and test method to a wafer
TWI755342B (en) * 2021-07-16 2022-02-11 陽榮科技股份有限公司 Testing device for testing memory controller
CN114325320B (en) * 2021-12-27 2024-06-07 展讯通信(上海)有限公司 Signal generating device and chip reliability test system
TWI837980B (en) * 2022-12-01 2024-04-01 英業達股份有限公司 Scalable transmission line detection system and method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020171449A1 (en) * 1999-11-19 2002-11-21 Hitachi, Ltd. Test system and manufacturing of semiconductor device
US6526557B1 (en) * 2000-07-25 2003-02-25 Xilinx, Inc. Architecture and method for partially reconfiguring an FPGA
US6747473B2 (en) * 2002-09-23 2004-06-08 Lsi Logic Corporation Device under interface card with on-board testing

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3848188A (en) * 1973-09-10 1974-11-12 Probe Rite Inc Multiplexer control system for a multi-array test probe assembly
US6288561B1 (en) * 1988-05-16 2001-09-11 Elm Technology Corporation Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus
US5363038A (en) * 1992-08-12 1994-11-08 Fujitsu Limited Method and apparatus for testing an unpopulated chip carrier using a module test card
KR970010656B1 (en) * 1992-09-01 1997-06-30 마쯔시다 덴기 산교 가부시끼가이샤 Semiconductor test device, semiconductor test circuit chip and probe card
JPH0763788A (en) * 1993-08-21 1995-03-10 Hewlett Packard Co <Hp> Probe, electrical part / circuit inspecting device and electrical part / method of circuit inspection
US7579269B2 (en) * 1993-11-16 2009-08-25 Formfactor, Inc. Microelectronic spring contact elements
US7064566B2 (en) * 1993-11-16 2006-06-20 Formfactor, Inc. Probe card assembly and kit
US6525555B1 (en) * 1993-11-16 2003-02-25 Formfactor, Inc. Wafer-level burn-in and test
US6184053B1 (en) * 1993-11-16 2001-02-06 Formfactor, Inc. Method of making microelectronic spring contact elements
US6624648B2 (en) * 1993-11-16 2003-09-23 Formfactor, Inc. Probe card assembly
US6727580B1 (en) * 1993-11-16 2004-04-27 Formfactor, Inc. Microelectronic spring contact elements
US6246247B1 (en) * 1994-11-15 2001-06-12 Formfactor, Inc. Probe card assembly and kit, and methods of using same
US6064213A (en) * 1993-11-16 2000-05-16 Formfactor, Inc. Wafer-level burn-in and test
JP3443947B2 (en) 1994-07-22 2003-09-08 株式会社デンソー Burn-in dedicated wafer and burn-in method using the same
JP2725615B2 (en) 1994-10-31 1998-03-11 日本電気株式会社 Integrated circuit test equipment
US5736850A (en) * 1995-09-11 1998-04-07 Teradyne, Inc. Configurable probe card for automatic test equipment
US6429029B1 (en) * 1997-01-15 2002-08-06 Formfactor, Inc. Concurrent design and subsequent partitioning of product and test die
US6551844B1 (en) * 1997-01-15 2003-04-22 Formfactor, Inc. Test assembly including a test die for testing a semiconductor product die
US6255555B1 (en) * 1997-04-17 2001-07-03 Japan Science And Technology Corporation Transgenic mouse expressing human fusin and human CD4
JP3188876B2 (en) * 1997-12-29 2001-07-16 インターナショナル・ビジネス・マシーンズ・コーポレ−ション Method, test head and test apparatus for testing product chip
US6500257B1 (en) * 1998-04-17 2002-12-31 Agilent Technologies, Inc. Epitaxial material grown laterally within a trench and method for producing same
JP4124867B2 (en) * 1998-07-14 2008-07-23 松下電器産業株式会社 Conversion device
US6539531B2 (en) * 1999-02-25 2003-03-25 Formfactor, Inc. Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes
US6499121B1 (en) * 1999-03-01 2002-12-24 Formfactor, Inc. Distributed interface for parallel testing of multiple devices using a single tester channel
JP2001210685A (en) * 1999-11-19 2001-08-03 Hitachi Ltd Test system and method of manufacturing semiconductor integrated circuit device
US6434503B1 (en) * 1999-12-30 2002-08-13 Infineon Technologies Richmond, Lp Automated creation of specific test programs from complex test programs
US7173444B2 (en) * 2000-04-04 2007-02-06 Ali Pourkeramati Structure and method for parallel testing of dies on a semiconductor wafer
US6701474B2 (en) * 2000-06-28 2004-03-02 Cadence Design Systems, Inc. System and method for testing integrated circuits
EP1473573B1 (en) * 2000-06-28 2007-04-18 Cadence Design Systems, Inc. Intelligent test adapter
US6603323B1 (en) * 2000-07-10 2003-08-05 Formfactor, Inc. Closed-grid bus architecture for wafer interconnect structure
WO2002025296A2 (en) * 2000-09-22 2002-03-28 Don Mccord Method and system for wafer and device-level testing of an integrated circuit
US6791344B2 (en) * 2000-12-28 2004-09-14 International Business Machines Corporation System for and method of testing a microelectronic device using a dual probe technique
US6856150B2 (en) * 2001-04-10 2005-02-15 Formfactor, Inc. Probe card with coplanar daughter card
US20030115517A1 (en) * 2001-12-18 2003-06-19 Rutten Ivo Wilhelmus Johaooes Marie Microprocessor-based probe for integrated circuit testing
US6810514B1 (en) * 2002-07-03 2004-10-26 Xilinx, Inc. Controller arrangement for partial reconfiguration of a programmable logic device
US6907595B2 (en) * 2002-12-13 2005-06-14 Xilinx, Inc. Partial reconfiguration of a programmable logic device using an on-chip processor
US7272806B2 (en) * 2003-02-19 2007-09-18 Hewlett-Packard Development Company, L.P. System and method for evaluating power and ground vias in a package design
US7307433B2 (en) * 2004-04-21 2007-12-11 Formfactor, Inc. Intelligent probe card architecture
US7071724B2 (en) * 2004-06-25 2006-07-04 Infineon Technologies Ag Wafer probecard interface
US7245134B2 (en) * 2005-01-31 2007-07-17 Formfactor, Inc. Probe card assembly including a programmable device to selectively route signals from channels of a test system controller to probes

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020171449A1 (en) * 1999-11-19 2002-11-21 Hitachi, Ltd. Test system and manufacturing of semiconductor device
US6526557B1 (en) * 2000-07-25 2003-02-25 Xilinx, Inc. Architecture and method for partially reconfiguring an FPGA
US6747473B2 (en) * 2002-09-23 2004-06-08 Lsi Logic Corporation Device under interface card with on-board testing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2032998A4 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ITMI20102434A1 (en) * 2010-12-28 2012-06-29 Technoprobe Spa MEASURING HEAD FOR A TEST EQUIPMENT FOR ELECTRONIC DEVICES
ITMI20102433A1 (en) * 2010-12-28 2012-06-29 Technoprobe Spa INTERCONNECTION SYSTEM FOR A TEST DEVICE OF ELECTRONIC DEVICES

Also Published As

Publication number Publication date
EP2032998A2 (en) 2009-03-11
TWI497510B (en) 2015-08-21
US8581610B2 (en) 2013-11-12
WO2007146583A3 (en) 2009-02-26
KR20090028569A (en) 2009-03-18
JP5180199B2 (en) 2013-04-10
US20060273809A1 (en) 2006-12-07
EP2032998A4 (en) 2013-09-11
JP2009540612A (en) 2009-11-19
CN101501512A (en) 2009-08-05
TW200807427A (en) 2008-02-01

Similar Documents

Publication Publication Date Title
US8581610B2 (en) Method of designing an application specific probe card test system
US7307433B2 (en) Intelligent probe card architecture
US7245134B2 (en) Probe card assembly including a programmable device to selectively route signals from channels of a test system controller to probes
US5581562A (en) Integrated circuit device implemented using a plurality of partially defective integrated circuit chips
US9910086B2 (en) Test IP-based A.T.E. instrument architecture
US20130227367A1 (en) Test IP-Based A.T.E. Instrument Architecture
JP2010249824A (en) Test method and assembly including test die for testing semiconductor product die
US5717699A (en) Method and apparatus for accessing internal integrated circuit signals
JP2010540935A (en) Method and apparatus for testing a device using a serially controlled intelligent switch
Gardel et al. Verification of FPGA internal resources

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780021836.8

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07797802

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 2009515555

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 1020087031988

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2007797802

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: RU