WO2007041100A2 - Dispositifs electroniques en boitier et procede de fabrication correspondant - Google Patents
Dispositifs electroniques en boitier et procede de fabrication correspondant Download PDFInfo
- Publication number
- WO2007041100A2 WO2007041100A2 PCT/US2006/037480 US2006037480W WO2007041100A2 WO 2007041100 A2 WO2007041100 A2 WO 2007041100A2 US 2006037480 W US2006037480 W US 2006037480W WO 2007041100 A2 WO2007041100 A2 WO 2007041100A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electronic
- electronic device
- module
- spacer
- electronic devices
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06596—Structural arrangements for testing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
Definitions
- Today's semiconductor packages include a number of different electronic devices. These electronic devices can include, for example, integrated circuits (ICs), microelectronic machines (MEMs), and/or the like.
- ICs integrated circuits
- MEMs microelectronic machines
- the integration of different electronic devices into a device module typically requires a significant amount of horizontal space, and relatively high assembly and processing complexity and cost.
- Current techniques for integrating different electronic devices into a device module largely focus on minimizing two-dimensional (X, Y) area of the discrete electronic devices.
- the discrete devices are assembled separately into the modules, where each such module includes a separate lid. Additionally, the assembled discrete devices occupy at least as much area in the two-dimensional (X, Y) portion of the module as the combined two-dimension area of the individual devices.
- a second electronic device is arranged above a first electronic device.
- Spacers are arranged between a first and second electronic device to form a uniform and sealed air gap between the electronic devices.
- the height of the spacers, and the resulting height of the air gap, is selected based upon the type of electronic device.
- the height of the spacers is selected to reduce radio frequency interference between the first and second electronic devices. In the case of microelectronic machines, the height is selected to allow sufficient clearance for operation of the machines.
- Figure 1 illustrates an exemplary electronic module in accordance with the present invention
- Figures 2a-2h illustrate an exemplary process for forming the electronic module of the present invention.
- FIG. 1 illustrates an exemplary electronic module 100 in accordance with the present invention.
- the electronic module 100 includes a substrate 102 and two or more electronic devices, each of which comprise a wafer, active device, contact pads, and gold or copper balls.
- the substrate 102 includes one or more thermal vias 106a-106d, one or more input/output (I/O) lines 104a and 104b, and integrated transmission lines and inductors.
- Substrate 102 can be a lead free (LF) laminate or ceramic substrate.
- a first electronic device includes a wafer 122, active device 124, gold or copper balls 126a and 126b, and contact pads 128a and 128b.
- the contact pads 128a and 128b are respectively coupled to the I/O lines 104a and 104b by bonding wires 160a and 160b.
- a second electronic device is arranged on spacers 123a and 123b above the first electronic device, thereby forming a uniform and sealed air gap between the first and second electronic devices.
- an adhesive layer 131 couples the spaces 123a and 123b to the second electronic device.
- the second electronic device includes a wafer 132, active device 134, gold or copper balls 136a and 136b, and contact pads 138a and 138b.
- the contact pads 138a and 138b are respectively coupled to the I/O lines 104a and 104b by bonding wires 162a and 162b.
- Module 100 also includes a third electronic device arranged above the second electronic device on spacers 133a and 133b. Specifically, spacers 133a and 133b are provided on wafer 132 of the second electronic device and the third electronic device is coupled to the spacers 133a and 133b by an adhesive layer 141.
- the third electronic device includes an active device 144 and contact pads 148a and 148b on wafer 142. Gold or copper balls 146a and 146b are respectively coupled to bonding wires 164a and 164b, which in turn are coupled to I/O lines 104a and 104b, respectively.
- a lid 150 is arranged above the uppermost electronic device, which in the illustrated embodiment is the third electronic device.
- Lid 150 can be composed of silicon, glass, ceramic or the like material.
- Lid 150 includes an adhesive layer 151 on the side facing the third electronic device.
- Spacers 143a and 143b are arranged on wafer 142 of the third electronic device and are coupled to the adhesive layer 151.
- Figure 1 illustrates an electronic module with three electronic devices, the electronic module can have more or less than three electronic devices.
- Active devices 124, 134 and 144 can be integrated circuits or microelectronic machines (MEMS).
- MEMS microelectronic machines
- active devices 134 and 144 can be a transmitter and receiver filter
- active device 124 can be a switch.
- I/O lines I/O lines
- the spacers can be composed of polymer and have dimensions between 30 and 200 ⁇ m wide, and between 10 and 200 ⁇ m high.
- the active devices 124, 134 and 144 are radio frequency devices, the height of the spacers and the resulting uniform and sealed air gap are selected to minimize interference between the active devices.
- the height of the spacers and the resulting uniform and sealed air gap are selected to provide sufficient clearance for the operation of the microelectronic machines.
- the process involves a wafer 200 with one or more active devices 134 and 144, and corresponding contact pads.
- two or more spacers 133a and 133b are arranged on the wafer 200 by spin or spray coating, and photo development or screen printing ( Figure 2a). Since wafer 200 includes a second active device 144, a second set of spacers 148a and 148b (not illustrated) are formed on the wafer. A set of spaces can be formed for each active device upon which another active device will be stacked in the electronic module.
- the device wafer is thinned from a full wafer thickness to a thickness between 50 and 200 ⁇ m using any conventional semiconductor back lapping process to form wafer 210 (Figure 2b).
- an adhesive 220 such as a B-stage adhesive film, is formed on the side of the wafer 210 opposite to the active devices 134 and 144, using, for example, a lamination or coating process.
- the individual electronic devices are formed by a die singulation process ( Figure 2d).
- the first electronic device As illustrated in Figure 2e, the first electronic device, with the first active device 124, is attached to substrate 102 using conventional die placement equipment. Spacers 123a and 123b are formed by spin or spray coating, and photo development or screen printing. Bonding wires 160a and 160b are respectively placed on gold or copper balls 126a and 126b, and on I/O lines 104a and 104b. The gold or copper balls 126a and 126b are heated, thereby mechanically and electrically coupling contact pads 128a and 128b to I/O lines 104a and 104b, respectively.
- the second electronic device is arranged above the first electronic device in such a way that the adhesive on the bottom of the second electronic device mates with the spacers 123a and
- the second electronic device is wire bonded to the I/O lines 104a and 104b in a similar manner to that described above in connection with the first electronic device.
- the third electronic device is arranged above the second electronic device in a similar manner to that described above in connection with the second electronic device, and the third electronic device is wire bonded to the I/O lines 104a and 104b.
- Lid 150 is arranged above the uppermost electronic device, which in the present description is the third electronic device, with adhesive layer 151 adjoining spacers 143a and 143b ( Figure 2h).
- the entire module is heated to a predetermined temperature (e.g., 150° C) in a controlled environment for a predetermined amount of time (e.g., 1 hour) to cure the adhesive.
- a predetermined temperature e.g. 150° C
- a predetermined amount of time e.g. 1 hour
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Micromachines (AREA)
- Casings For Electric Apparatus (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
La présente invention concerne un module électronique et un procédé de formation d'un module électronique. Des espaces pour l'air uniformes et hermétiques sont formés dans la direction verticale entre au moins deux modules électroniques. Les espaces pour l'air uniformes et hermétiques sont formés par l'agencement d'espaceurs entre les dispositifs électroniques, la hauteur des espaceurs étant sélectionnée en fonction des caractéristiques de fonctionnement du type particulier des dispositifs électroniques.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06825130A EP1929519A4 (fr) | 2005-09-29 | 2006-09-26 | Dispositifs electroniques en boitier et procede de fabrication correspondant |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/242,431 US20070070608A1 (en) | 2005-09-29 | 2005-09-29 | Packaged electronic devices and process of manufacturing same |
US11/242,431 | 2005-09-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007041100A2 true WO2007041100A2 (fr) | 2007-04-12 |
WO2007041100A3 WO2007041100A3 (fr) | 2007-10-04 |
Family
ID=37893602
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/037480 WO2007041100A2 (fr) | 2005-09-29 | 2006-09-26 | Dispositifs electroniques en boitier et procede de fabrication correspondant |
Country Status (5)
Country | Link |
---|---|
US (1) | US20070070608A1 (fr) |
EP (1) | EP1929519A4 (fr) |
KR (1) | KR20080064134A (fr) |
TW (1) | TW200731501A (fr) |
WO (1) | WO2007041100A2 (fr) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100822469B1 (ko) * | 2005-12-07 | 2008-04-16 | 삼성전자주식회사 | 복수개의 소자를 상호 격리시키기 위한 에어캐비티를구비한 시스템 온 칩 구조물, 듀플렉서, 및 그 제조 방법 |
US7342308B2 (en) | 2005-12-20 | 2008-03-11 | Atmel Corporation | Component stacking for integrated circuit electronic package |
US7821122B2 (en) | 2005-12-22 | 2010-10-26 | Atmel Corporation | Method and system for increasing circuitry interconnection and component capacity in a multi-component package |
US7867819B2 (en) | 2007-12-27 | 2011-01-11 | Sandisk Corporation | Semiconductor package including flip chip controller at bottom of die stack |
US8942005B2 (en) * | 2009-05-21 | 2015-01-27 | Raytheon Company | Low cost, high strength electronics module for airborne object |
US8488326B2 (en) * | 2010-11-16 | 2013-07-16 | Hewlett-Packard Development Company, L.P. | Memory support structure |
US11316550B2 (en) | 2020-01-15 | 2022-04-26 | Skyworks Solutions, Inc. | Biasing of cascode power amplifiers for multiple power supply domains |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2876773B2 (ja) * | 1990-10-22 | 1999-03-31 | セイコーエプソン株式会社 | プログラム命令語長可変型計算装置及びデータ処理装置 |
US5155067A (en) * | 1991-03-26 | 1992-10-13 | Micron Technology, Inc. | Packaging for a semiconductor die |
US5128831A (en) * | 1991-10-31 | 1992-07-07 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
FR2694840B1 (fr) * | 1992-08-13 | 1994-09-09 | Commissariat Energie Atomique | Module multi-puces à trois dimensions. |
KR970000214B1 (ko) * | 1993-11-18 | 1997-01-06 | 삼성전자 주식회사 | 반도체 장치 및 그 제조방법 |
US5434745A (en) * | 1994-07-26 | 1995-07-18 | White Microelectronics Div. Of Bowmar Instrument Corp. | Stacked silicon die carrier assembly |
US5694297A (en) * | 1995-09-05 | 1997-12-02 | Astec International Limited | Integrated circuit mounting structure including a switching power supply |
US5856915A (en) * | 1997-02-26 | 1999-01-05 | Pacesetter, Inc. | Vertically stacked circuit module using a platform having a slot for establishing multi-level connectivity |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
JP2993494B1 (ja) * | 1998-06-05 | 1999-12-20 | 株式会社移動体通信先端技術研究所 | 超伝導回路の実装構造 |
US6414391B1 (en) * | 1998-06-30 | 2002-07-02 | Micron Technology, Inc. | Module assembly for stacked BGA packages with a common bus bar in the assembly |
US6566745B1 (en) * | 1999-03-29 | 2003-05-20 | Imec Vzw | Image sensor ball grid array package and the fabrication thereof |
TW445610B (en) * | 2000-06-16 | 2001-07-11 | Siliconware Precision Industries Co Ltd | Stacked-die packaging structure |
TW455964B (en) * | 2000-07-18 | 2001-09-21 | Siliconware Precision Industries Co Ltd | Multi-chip module package structure with stacked chips |
US6522015B1 (en) * | 2000-09-26 | 2003-02-18 | Amkor Technology, Inc. | Micromachine stacked wirebonded package |
SE520714C2 (sv) * | 2001-04-20 | 2003-08-12 | Aamic Ab | Mikroreplikerade miniatyriserade elektriska komponenter |
DE10136655C1 (de) * | 2001-07-20 | 2002-08-01 | Optosys Technologies Gmbh | Multichipmodul in COB Bauweise, insbesondere CompactFlash Card mit hoher Speicherkapazität und Verfahren zur Herstellung desselben |
US7518223B2 (en) * | 2001-08-24 | 2009-04-14 | Micron Technology, Inc. | Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer |
US20030042615A1 (en) * | 2001-08-30 | 2003-03-06 | Tongbi Jiang | Stacked microelectronic devices and methods of fabricating same |
US6847105B2 (en) * | 2001-09-21 | 2005-01-25 | Micron Technology, Inc. | Bumping technology in stacked die configurations |
DE10164800B4 (de) * | 2001-11-02 | 2005-03-31 | Infineon Technologies Ag | Verfahren zur Herstellung eines elektronischen Bauelements mit mehreren übereinander gestapelten und miteinander kontaktierten Chips |
US20030111720A1 (en) * | 2001-12-18 | 2003-06-19 | Tan Lan Chu | Stacked die semiconductor device |
WO2003065453A1 (fr) * | 2002-01-31 | 2003-08-07 | Micronas Gmbh | Dispositif de logement pour un dispositif de traitement electronique programmable |
US6885093B2 (en) * | 2002-02-28 | 2005-04-26 | Freescale Semiconductor, Inc. | Stacked die semiconductor device |
JP4010881B2 (ja) * | 2002-06-13 | 2007-11-21 | 新光電気工業株式会社 | 半導体モジュール構造 |
TWI233194B (en) * | 2002-12-03 | 2005-05-21 | Advanced Semiconductor Eng | Semiconductor packaging structure |
US7071421B2 (en) * | 2003-08-29 | 2006-07-04 | Micron Technology, Inc. | Stacked microfeature devices and associated methods |
US6943294B2 (en) * | 2003-12-22 | 2005-09-13 | Intel Corporation | Integrating passive components on spacer in stacked dies |
SG119234A1 (en) * | 2004-07-29 | 2006-02-28 | Micron Technology Inc | Assemblies including stacked semiconductor dice having centrally located wire bonded bond pads |
US7259449B2 (en) * | 2004-09-27 | 2007-08-21 | Idc, Llc | Method and system for sealing a substrate |
JP4836110B2 (ja) * | 2004-12-01 | 2011-12-14 | ルネサスエレクトロニクス株式会社 | マルチチップモジュール |
-
2005
- 2005-09-29 US US11/242,431 patent/US20070070608A1/en not_active Abandoned
-
2006
- 2006-09-26 EP EP06825130A patent/EP1929519A4/fr not_active Withdrawn
- 2006-09-26 KR KR1020087010406A patent/KR20080064134A/ko not_active Application Discontinuation
- 2006-09-26 WO PCT/US2006/037480 patent/WO2007041100A2/fr active Application Filing
- 2006-09-28 TW TW095135885A patent/TW200731501A/zh unknown
Non-Patent Citations (1)
Title |
---|
See references of EP1929519A4 * |
Also Published As
Publication number | Publication date |
---|---|
WO2007041100A3 (fr) | 2007-10-04 |
EP1929519A2 (fr) | 2008-06-11 |
EP1929519A4 (fr) | 2011-08-03 |
US20070070608A1 (en) | 2007-03-29 |
TW200731501A (en) | 2007-08-16 |
KR20080064134A (ko) | 2008-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8941247B1 (en) | Stacked die package for MEMS resonator system | |
US7550321B2 (en) | Substrate having a functionally gradient coefficient of thermal expansion | |
US7638364B2 (en) | Multilayer integrated circuit for RF communication and method for assembly thereof | |
TWI375309B (en) | Wafer level package with die receiving through-hole and method of the same | |
US8520396B2 (en) | Method for producing an electronic module | |
US8039309B2 (en) | Systems and methods for post-circuitization assembly | |
US8829661B2 (en) | Warp compensated package and method | |
KR101070181B1 (ko) | 집적 수동 디바이스들 | |
KR101834389B1 (ko) | 웨이퍼 레벨의 적층형 다이 패키지 | |
US20050090099A1 (en) | Thin film semiconductor package and method of fabrication | |
US7408257B2 (en) | Packaging chip and packaging method thereof | |
US7074696B1 (en) | Semiconductor circuit module and method for fabricating semiconductor circuit modules | |
KR100963471B1 (ko) | 로직 및 메모리 집적 회로의 패키징 방법, 패키징된 집적회로 및 시스템 | |
US20070212813A1 (en) | Perforated embedded plane package and method | |
WO2007041100A2 (fr) | Dispositifs electroniques en boitier et procede de fabrication correspondant | |
US6879034B1 (en) | Semiconductor package including low temperature co-fired ceramic substrate | |
WO2009002381A2 (fr) | Structure de circuit à composé moulé pour une meilleure performance électrique et thermique | |
CN113169081A (zh) | 具有增强性能的晶片级扇出封装 | |
CN107622957A (zh) | 双面SiP的三维封装结构的制造方法 | |
TW200830523A (en) | A multi-chip electronic circuit module and a method of manufacturing | |
CN214675098U (zh) | 射频滤波器 | |
US20190229026A1 (en) | Ceramic- based Fan - Out Wafer Level Packaging | |
WO2000042636A9 (fr) | Dispositif micro-usiné et procédé de fabrication associé | |
WO2000042636A2 (fr) | Dispositif micro-usiné et procédé de fabrication associé | |
US20230163103A1 (en) | Stacked die package and methods of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006825130 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087010406 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: MX/A/2008/013502 Country of ref document: MX |