WO2006062827A2 - Method, system and program product for evaluating a circuit - Google Patents

Method, system and program product for evaluating a circuit Download PDF

Info

Publication number
WO2006062827A2
WO2006062827A2 PCT/US2005/043690 US2005043690W WO2006062827A2 WO 2006062827 A2 WO2006062827 A2 WO 2006062827A2 US 2005043690 W US2005043690 W US 2005043690W WO 2006062827 A2 WO2006062827 A2 WO 2006062827A2
Authority
WO
WIPO (PCT)
Prior art keywords
design data
obtaining
rule
circuit
adjustment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2005/043690
Other languages
English (en)
French (fr)
Other versions
WO2006062827A3 (en
Inventor
Michelle K. Cook
Bruce R. Archambeault
Charles R. Gates
Derrick D. Scott
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to JP2007544553A priority Critical patent/JP4763716B2/ja
Priority to CN2005800418577A priority patent/CN101375282B/zh
Publication of WO2006062827A2 publication Critical patent/WO2006062827A2/en
Anticipated expiration legal-status Critical
Publication of WO2006062827A3 publication Critical patent/WO2006062827A3/en
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level

Definitions

  • the invention relates generally to circuit design, and more particularly, to a solution that detects a rule violation in a circuit and generates a set of predictions based on one or more adjustments.
  • This invention has utility in the field of electronic design and manufacturing.
  • Printed circuit boards used in computing devices typically must pass one or more electromagnetic compliance tests before being sold in a country.
  • the use of good design practices in designing each printed circuit board is one of the most cost-effective solutions for increasing the probability that a manufactured circuit board vail subsequently pass the test(s). To this extent, it is preferred to check design data for a new printed circuit board against these good design practices to determine any violations. Subsequently, the circuit board design can be altered, if possible, to conform to these design practices before the circuit board is manufactured
  • the invention provides an improved solution for designing and/or evaluating a circuit (e.g ⁇ printed circuit board layout, integrated circuit layout, or the like).
  • design data for the circuit can be evaluated by detecting one or more rule violations, and generating one or more predictions based on adjustments) to the design data.
  • an adjustment window can be used to generate a plurality of adjustments.
  • a corresponding predicted impact can be determined.
  • Each predicted impact can be calculated using a calculation algorithm that approximates an anticipated behavior of the circuit
  • the evaluation can be included as part of a circuit design tool. In this case, one or more modifications to the design data can be selected and provided to the user for implementation and/or automatically implemented by the circuit design tool.
  • the invention provides an improved solution for efficiently developing and/or evaluating a circuit
  • a first aspect of the invention provides a method of evaluating a circuit, the method comprising: obtaining design data for the circuit; detecting a rule violation based on the design data; obtaining an adjustment window for an adjustable parameter for the rule violation; and generating a plurality of predictions based on the adjustment window.
  • a second aspect of the invention provides a system for evaluating a circuit, the system comprising: a modification system for obtaining design data for the circuit; a violation system for detecting a rule violation based on the design data; an adjustment system for obtaining an adjustment window for an adjustable parameter for the rule violation; and a prediction system for generating a plurality of predictions based on the adjustment window.
  • a third aspect of the invention provides a program product stored on a computer- readable medium, which when executed, evaluates a circuit, the program product comprising: program code for obtaining design data for the circuit; program code for detecting a rule violation based on the design data; program code for obtaining an adjustment window for an adjustable parameter for die rule violation; and program code for generating a plurality of predictions based on the adjustment window.
  • a fourth aspect of the invention provides a circuit design tool comprising: a modification system for managing design data for the circuit; a violation system for detecting a rule violation based on the design data; a parameter system for obtaining an adjustment window for an adjustable parameter for the rule violation; and a predication system for generating a plurality of predictions based on the adjustment window.
  • a fifth aspect of the invention provides a method of designing a circuit, the method comprising: obtaining design data for the circuit; detecting a rule violation based on a rule and the design data; obtaining an adjustment for an adjustable parameter for the rule violation; applying a calculation algorithm to the rule violation and the adjustment to generate a prediction; and automatically implementing the adjustment into the design data.
  • a sixth aspect of the invention provides a circuit design tool comprising: a modification system for managing design data for the circuit; a violation system for detecting a rule violation based on a rule and the design data; a parameter system for obtaining an adjustment for an adjustable parameter for the rule violation; and a prediction system for applying a calculation algorithm to the rule violation and the adjustment to generate a prediction.
  • a seventh aspect of the invention provides a method of deploying an application for evaluating a circuit, the method comprising: providing a computer infrastructure being operable to: obtain design data for the circuit; detect a rule violation based on the design data; obtain an adjustment window for an adjustable parameter for the rule violation; and generate a plurality of predictions based on the adjustment window.
  • a eighth aspect of the invention provides computer software embodied in a propagated signal for evaluating a circuit, the computer software comprising instructions to cause a computer system to perform the following functions: obtain design data for the circuit; detect a rule violation based on the design data; obtain an adjustment window for an adjustable parameter for the rule violation; and generate a plurality of predictions based on the adjustment window.
  • FIG. 1 shows an illustrative system for designing and/or evaluating a circuit according to one embodiment of the invention
  • FIG.2 shows an illustrative data flow for the various systems shown in FIG. 1;
  • FIG. 3 shows an illustrative display area for displaying a plurality of predictions to a user
  • FIG.4 shows illustrative method steps according to one embodiment of the invention.
  • the invention provides an improved solution for designing and/or evaluating a circuit (e.g., printed circuit board layout, integrated circuit layout, or the like).
  • design data for the circuit can be evaluated by detecting one or more rule violations, and generating one or more predictions based on adjustment(s) to the design data.
  • an adjustment window can be used to generate a plurality of adjustments.
  • a corresponding predicted impact can be determined.
  • Each predicted impact can be calculated using a calculation algorithm that approximates an anticipated behavior of the circuit
  • a user can view various options for modifying the circuit and make an informed decision as to which modification is most desirable.
  • the evaluation can be included as part of a circuit design tool. Ih this case, one or more modifications to the design data can be selected and provided to the user for implementation and/or automatically implemented by the circuit design tool.
  • the invention provides an improved solution for efficiently developing and/or evaluating a circuit
  • FIG. 1 shows an illustrative system IO for designing and/or evaluating a circuit
  • a design system 30 manages design data SO for the circuit
  • user 12 can use design system 30 to perform various manipulations (eg., additions, modifications, deletions, etc) on design data 50.
  • user 12 can request mat design system 30 evaluate the circuit by detecting one or more rule violations in design data SO, and generate one or more predictions based on various possible adjustments to die design data 50. Subsequently, user 12 and/or design system 30 can implement one or more modifications into design data 50 based on theprediction(s).
  • Design system 30 is shown implemented on computer 14 as computer program code.
  • computer 14 is shown including a processor 20, a memory 22, an input/output (I/O) interface 24, and a bus 26. Further, computer 14 is shown in communication with an external I/O device/resource 28 and a storage system 29.
  • processor 20 executes computer program code, such as design system 30, that is stored in memory 22 and/or storage system 29. While executing computer program code (eg., design system 30), processor 20 can read and/or write data, such as design data 50, to/from memory 22, storage system 29, and/or VO interface 24.
  • Bus 26 provides a communication link between each of the components in computer 14, and I/O device 28 can comprise any device that enables user 12 to interact with computer 14 (eg., keyboard, pointing device, display, etc.).
  • I/O device 28 can comprise any device that enables computer 14 to communicate with one or more other computing devices over a network (e.g., network adapter, I/O port, modem, etc.).
  • the network can comprise any combination of various types of communications links.
  • the network can comprise addressable connections that may utilize any combination of wireline and/or wireless transmission methods, m this instance, the computing devices (e.g., computer 14) may utilize conventional network connectivity, such as Token Ring, Ethernet, WiFi or other conventional communications standards.
  • the network can comprise one or more of any type of network, including the Internet, a wide area network (WAN), a local area network (LAN), a virtual private network (VPN), etc.
  • WAN wide area network
  • LAN local area network
  • VPN virtual private network
  • connectivity could be provided by conventional TCP/IP sockets- based protocol, and a computing device could utilize an Internet service provider to establish connectivity to the Internet
  • Computer 14 is only representative of various possible combinations of hardware and software.
  • processor 20 may comprise a single processing unit, or be distributed across one or more processing units in one or more locations, e.g., on a client and server.
  • memory 22 and/or storage system 29 can comprise any combination of various types of computer-readable media and/or transmission media that reside at one or more physical locations.
  • I/O interface 24 can comprise any system for exchanging information with one or more VO devices 28. Still further, it is understood that one or more additional components (e.g ⁇ system software, mam coprocessor, etc.) not shown in FIG. 1 can be included in computer 14.
  • computer 14 can comprise any type of computing device such as a network server, a desktop computer, a laptop, a handheld device, a mobile phone, a pager, a personal data assistant, etc.
  • a network server e.g., a server
  • desktop computer e.g., a laptop
  • handheld device e.g., a mobile phone
  • pager e.g., a pager
  • personal data assistant e.g., a personal data assistant
  • design system 30 designs and/or evaluates design data 50 for a circuit
  • design system 30 is shown including a modification system 32 for obtaining design data 50, a rule system 34 for obtaining a rule, and a violation system 36 for detecting a rule violation based on the rule and design data 50.
  • design system 30 is shown including an adjustment system 38 for obtaining one or more adjustments for an adjustable parameter for the rule violation, an algorithm system 40 for obtaining a calculation algorithm based on the rule violation, and a prediction system 42 mat generates a prediction for each adjustment by applying the calculation algorithm.
  • design system 30 is shown including a feedback system 44 mat obtains a modification for implementation into design data 50 based on the prediction(s). Operation of each of these systems is discussed further below.
  • HG. 1 can be implemented independently, combined, and/or stored in memory for one or more separate computers 14 that communicate over a network. Further, it is understood that some of the systems and/or functionality may not be implemented, or additional systems and/or functionality may be included as part of system 10.
  • FIG.2 shows an illustrative data flow for the various systems shown in FIG. 1.
  • modification system 32 obtains design data 50 for a circuit using any solution.
  • design system 30 (FIG. 1) can comprise any known circuit design tool, and modification system 32 can allow user 12 (FIG. 1) to manage (e.g ⁇ create, delete, modify, etc.) design data 50.
  • modification system 32 can further enable user 12 to request evaluation of design data 50.
  • modification system 32 can enable user 12 to identify design data 50 by selecting a portion of the design data for a particular circuit for evaluation.
  • design data 50 can be communicated to modification system 32 from another computing device for evaluation. It is understood that these solutions are only illustrative of the various solutions that can be implemented by modification system 32 for obtaining design data SO.
  • modification system 32 provides design data 50 to violation system 36 for evaluation.
  • Violation system 36 detects a set (one or more) of rule violations based on design data 50.
  • violation system 36 can obtain one or more rules that define the rule violation ⁇ ) from a rule system 34.
  • Rule system 34 can manage a set of rules mat are used to analyze various aspects of design data 50. Each rule can be based on a known good practice for circuit design, an internal design rule for a company, or the like.
  • rule system 34 may include a rule mat limits the length of a wire on the exterior of a board to no more than two hundred mils (one mil is one-one thousandth of an inch).
  • the wire may be configured to, for example, carry a frequency signal, such as a clock frequency.
  • a typical rule includes a definition of a set of acceptable values for a particular parameter.
  • an acceptable value for a parameter can be defined by a range of values.
  • the minimum/maximum values for the range can be based on a typical manufacturing requirement (e.g., a minimum wire thickness), a known good practice (eg., a maximum wire length), or the like.
  • the acceptable value(s) for a parameter may vary based on the values of one or more additional parameters.
  • the wire length rule discussed above can comprise a group of acceptable length values that vary based on wire thickness, clock frequency, wire type, etc. For example, a wire carrying a lower clock frequency may be allowed to have a longer length on the exterior of a board than a similar wire carrying a higher clock frequency.
  • rule system 34 enables user 12 (FIG. 1) to add, delete, and/or modify one or more rules in the set of rules.
  • rule system 34 can enable user 12 to selectively alter the set of acceptable values for one or more parameters. For example, user 12 could alter the default acceptable length for the wire discussed above (e.g., less than or equal to two hundred mils) to higher and/or lower values. Further, as manufacturing techniques change, the corresponding acceptable values for a particular parameter may be changed. For example, user 12 could alter a minimum wire thickness mat is allowed in a circuit
  • rule system 34 could receive modified acceptable values and/or rules periodically from an external system or the like that comprises a set of acceptable values for a particular entity (eg., business, certification entity, etc.).
  • rule system 34 can enable user 12 to selectively choose one or more of the set of rules for application to design data 50.
  • user 12 can perform a limited evaluation of design data 50 seeking to only detect a particular subset of possible rule violations.
  • violation system 36 applies the rule(s) to design data 50 to detect a rule violation.
  • the rule violation comprises some or all of design data 50 that violates one or more of the rule(s).
  • the rule violation can include various physical dimensional data and/or electrical characteristic data of design data 50.
  • violation system 36 provides the rule violation to prediction system 42 for further evaluation. Prediction system 42 generates a prediction based on an adjustment to an adjustable parameter for the rule violation.
  • the prediction comprises an estimate of the relative improvement/degradation that will be realized should the adjustment to the adjustable parameter be implemented in design data 50.
  • the prediction can comprise an adjustment and a corresponding predicted impact for the adjustment Ih one embodiment, each predicted impact is expressed as a difference in decibel microvolts of the electric field intensity that will be picked up at a receiver a particular distance away from the circuit
  • Prediction system 42 can receive the adjustment from adjustment system 38.
  • adjustment system 38 can display an interface to user 12 (FIG. 1), which enables user 12 to identify the adjustable parameter and the adjustment for the rule violation.
  • adjustment system 38 can display the portion of design data SO that corresponds to the rule violation.
  • the particular circuit item(s) can be highlighted, and the values of the various parameters can be displayed to assist user 12 in determining the adjustable parameter and/or desired adjustment Subsequently, user 12 can identify one or more of the various parameters as the adjustable parameter and the corresponding adjustment(s).
  • adjustment system 38 obtains an adjustment window for the adjustable parameter.
  • user 12 (FIG. 1) can specify a minimum and maximum value that define the adjustment window (e.g., range) within which user 12 wants to consider altering the adjustable parameter.
  • adjustment system 38 can analyze design data 50 to determine a minimum adjustment for the adjustment window. For example, when a wire connects two circuit items that cannot be placed closer than one hundred mils, then adjustment system 38 can limit user 12 to an adjustment window having a ⁇ iinmipnj adjustment of at least one hundred mils. In any event, adjustment system 38 can provide the adjustment window to prediction system 42.
  • Prediction system 42 can generate a plurality of predictions based on the adjustment window. To mis extent, prediction system 42 can generate a set of adjustments for the adjustable parameter based on the adjustment window. For example, prediction system 42 can automatically determine a uniform step size between adjustments and generate each adjustment by repeatedly adding the step size to a previous adjustment The step size can be selected to provide a set number of adjustments (cg ⁇ , ten) for die adjustment window, to provide a certain resolution (e.g-, every five mils) throughout the adjustment window, or the like.
  • prediction system 42 can determine a predicted impact
  • prediction system 42 applies a calculation algorithm to the rule violation and each adjustment
  • prediction system 42 can provide the rule violation to algorithm system 40, which can obtain the calculation algorithm based on the rule violation and provide the calculation algorithm to prediction system 42.
  • algorithm system 40 can manage a set of calculation algorithms.
  • Each calculation algorithm can comprise an equation that approximates an anticipated behavior of the circuit
  • the rule violation and/or design data 50 can be provided to the calculation algorithm to obtain a baseline for the expected behavior of the circuit (e.g., a baseline number of decibel microvolts).
  • the adjustment can be performed on the rule violation (design data 50), and an adjusted expected behavior of the circuit can be calculated.
  • Hie predicted impact is men the difference between the baseline expected behavior and the adjusted expected behavior.
  • algorithm system 40 can generate each calculation algorithm based on a set of results of one or more full-wave simulations and/or one or more actual measurements of the behavior of a sample circuit
  • the sample circuit can comprise a similar set of parameters (e.g., wire having a non-zero length on the exterior of a board) as those of design data SO.
  • algorithm system 40 can obtain the set of results from a full-wave simulation system or the like, as are known in the art
  • algorithm system 40 can obtain sample design data for a sample circuit that includes a similar set of parameters (eg., wire having a non-zero length on the exterior of a board) as those of design data SO.
  • algorithm system 40 can define a sample adjustment window for an adjustable parameter (e.g ⁇ wire length), and define a plurality of adjustments within the sample adjustment window.
  • algorithm system 40 can perform a full-wave simulation on the sample design data, adjust the sample design data for each adjustment, and repeat the full-wave simulation for each adjustment The results of each of the full-wave simulations can then be used as the set of results to generate the calculation algorithm.
  • algorithm system 40 can generate a calculation algorithm based on an actual measurement for a sample circuit having a similar set of parameters as those of design data SO.
  • user 12 FIG. 1
  • user 12 can build and test the sample circuit While the sample circuit is being tested, user 12 can obtain an actual measurement of one or more attributes of the sample circuit The actual measurements) can be provided to algorithm system 40 for use in generating the calculation algorithm.
  • actual measurements for additional sample circuits having one or more adjustments e.g., varying wire lengths on exterior of a board
  • algorithm system 40 can generate a calculation algorithm based on an actual measurement for a sample circuit having a similar set of parameters as those of design data SO.
  • algorithm system 40 can generate calculation algorithm based on an analysis of the set of results/actual measurements using any known solution, such as a curve-fitting algorithm or the luce.
  • the calculation algorithm will require significantly less computing resources than a full-wave simulation, thereby enabling a larger amount of design data to be analyzed in a shorter amount of time.
  • prediction system 42 can apply the calculation algorithm to the rule violation (design data 50) to generate each prediction.
  • design data 50 can be modified based on each adjustment in th& adjustment window, and calculation algorithm can subsequently be applied to each modified version of design data 50.
  • the plurality of predictions can be provided to feedback system 44.
  • Feedback system 44 can display the plurality of predictions to user 12 (FIG. 1).
  • FIG.3 shows an illustrative display area 60 that can be generated by feedback system 44 (FIG.2) for display to user 12 (FIG. 1).
  • display area 60 includes a description 62 of the rule used to identify the rule violation, a description 64 of the rule violation, the adjustment window 66 that was specified for evaluation, and the plurality of predictions 68. It should be recognized that while the illustrative display is shown in a tabular form, that other formats such as a graphical representation (e.g., in a graphical user interface) may also be used.
  • user 12 can readily review all aspects of the evaluation in order to make an informed decision as to any desired modifications. Ia particular, user 12 can assess the value of various adjustments and the relative harm for not doing so. For example, user 12 may be able to reduce the length of the wire to two hundred five mils relatively easily, but cannot reduce the length below two hundred mils without a lot of difficulty. By reviewing display area 60, user 12 can readily determine what the estimated relative risk is for only partially correcting the violation and make his/her decision based on the relative risk.
  • feedback system 44 can obtain a modification for implementation into design data 50.
  • user 12 (FIG. 1) can use display area 60 (FIG.3) and one or more VO devices 28 (FIG. 1) to select one of the plurality of predictions 68 (FIG.3).
  • feedback system 44 can provide die modification to modification system 32.
  • Modification system 32 can then display the modification to user 12 the next tune that design data 50 is accessed for editing.
  • feedback system 44 can communicate the modification directly to user 12 via an electronic message or the like.
  • modification system 32 can automatically implement the modification into design data 50.
  • modification system 32 can comprise a script or the like mat automatically re-routes a wire in design data 50 to make the modification.
  • user 12 can review the modified design data 50 to ensure that me modification was incorporated correctly. It is understood that user 12 can also make one or more modifications to the evaluation. For example, user 12 could modify the adjustment window, and feedback system 44 could provide the modified adjustment window to prediction system, which in turn generates a new set of predictions.
  • the invention comprises a series of method steps that can be implemented by some or all of the various systems described herein.
  • FIG.4 shows illustrative method steps according to one embodiment of the invention.
  • step Sl design data for a circuit is obtained, and in step S2, a set of rules for evaluating the design data are obtained.
  • step S3 a rule violation is detected in the design data based on one or more of the set of rules.
  • step S4 an adjustment window for an adjustable parameter is obtained for the rule violation, and in step S5, a set of calculation algorithms can be obtained.
  • step S6 one or more of the calculation algorithms can be applied to the design data, and in step S7, a plurality of predictions are generated.
  • step S8 one or more modifications can be implemented based on the plurality of predictions. It is understood that the order of the steps is only illustrative. To this extent, one or more steps can be performed in parallel, in a different order, at a remote time, etc. Further, one or more of the steps may not be performed in various embodiments of the invention. For example, step S8 may not be performed when no modification is desired.
  • user 12 can specify multiple adjustable parameters for a particular rule violation, and prediction system 42 can generate predictions for various combinations of adjustments to one or more of the adjustable parameters.
  • prediction system 42 can generate predictions for various combinations of adjustments to one or more of the adjustable parameters.
  • multiple rule violations that share a common portion of design data 50 can be evaluated together by prediction system 42.
  • design system 30 and/or computer 14 could be created, maintained, supported and/or deployed by a service provider that offers the functions described herein for customers. That is, a service provider could offer to design and/or evaluate a circuit as described above.
  • a service provider could offer to design and/or evaluate a circuit as described above.
  • the present invention can be realized in hardware, software, a propagated signal, or any combination thereof. Any kind of computer/server system(s) - or other apparatus adapted for carrying out the methods described herein - is suited.
  • a typical combination of hardware and software could be a general purpose computer system with a computer program mat, when loaded and executed, carries out the respective methods described herein.
  • a specific use computer containing specialized hardware for carrying out one or more of the functional tasks of the invention (eg., design system 30), could be utilized.
  • the present invention also can be embedded in a computer program product or a propagated signal, which comprises all the respective features enabling die implementation of the methods described herein, and which - when loaded in a computer system - is able to carry out these methods.
  • Computer program, propagated signal, software program, program, or software in the present context mean any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or bom of the following: (a) conversion to another language, code or notation; and/or (b) reproduction in a different material form.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
PCT/US2005/043690 2004-12-07 2005-12-05 Method, system and program product for evaluating a circuit Ceased WO2006062827A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007544553A JP4763716B2 (ja) 2004-12-07 2005-12-05 回路評価のための方法、システム及びプログラム
CN2005800418577A CN101375282B (zh) 2004-12-07 2005-12-05 用于对电路进行评估的方法、系统和程序产品

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/904,950 US7240310B2 (en) 2004-12-07 2004-12-07 Method, system and program product for evaluating a circuit
US10/904,950 2004-12-07

Publications (2)

Publication Number Publication Date
WO2006062827A2 true WO2006062827A2 (en) 2006-06-15
WO2006062827A3 WO2006062827A3 (en) 2008-10-16

Family

ID=36575834

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/043690 Ceased WO2006062827A2 (en) 2004-12-07 2005-12-05 Method, system and program product for evaluating a circuit

Country Status (5)

Country Link
US (1) US7240310B2 (enExample)
JP (1) JP4763716B2 (enExample)
CN (1) CN101375282B (enExample)
TW (1) TW200632701A (enExample)
WO (1) WO2006062827A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8949102B2 (en) 2011-02-24 2015-02-03 Cadence Design Systems, Inc. Method and system for power delivery network analysis

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8630917B2 (en) * 2005-06-09 2014-01-14 At&T Intellectual Property Ii, L.P. Arrangement for guiding user design of comprehensive product solution using on-the-fly data validation
CN101122622B (zh) * 2006-08-09 2011-05-04 鸿富锦精密工业(深圳)有限公司 信号线分支线段长度检查系统及方法
US8032338B2 (en) 2008-06-13 2011-10-04 Power Integrations, Inc. Method and apparatus for design of a power supply
US8782577B2 (en) * 2010-07-24 2014-07-15 Cadence Design Systems, Inc. Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awareness
US8689169B2 (en) 2010-07-24 2014-04-01 Cadence Design Systems, Inc. Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awareness
CN102651038B (zh) * 2011-02-24 2015-06-17 益华公司 用于电力输送网络分析的方法和系统
JP5182973B1 (ja) * 2011-10-19 2013-04-17 三菱航空機株式会社 配線の接続確認システム
DE102015108244A1 (de) * 2014-06-06 2015-12-10 Synopsys, Inc. Verfahren und system zum generieren eines schaltungsentwurfs, verfahren zum kalibrieren einer inspektionsvorrichtung, und verfahren zur prozesssteuerung und zum ertragsmanagement
CN112084294B (zh) * 2020-09-14 2022-07-26 重庆长安新能源汽车科技有限公司 一种基于人工智能的整车电磁兼容分级管理方法
WO2022183490A1 (en) 2021-03-05 2022-09-09 Paypal, Inc. Software process modification platform for compliance

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4488354A (en) * 1981-11-16 1984-12-18 Ncr Corporation Method for simulating and testing an integrated circuit chip
DE3587846T2 (de) * 1984-12-26 1994-10-06 Hitachi Ltd Verfahren und Gerät zum Prüfen der Geometrie von Mehrschichtmustern für integrierte Schaltungsstrukturen.
US5062054A (en) * 1988-03-10 1991-10-29 Matsushita Electric Industrial Co., Ltd. Layout pattern generation and geometric processing system for LSI circuits
US5051938A (en) * 1989-06-23 1991-09-24 Hyduke Stanley M Simulation of selected logic circuit designs
DE69427417T2 (de) * 1993-03-08 2002-05-29 Koninklijke Philips Electronics N.V., Eindhoven PCB-Simulation auf der Basis von reduzierten Ersatzschaltungen
US5774367A (en) * 1995-07-24 1998-06-30 Motorola, Inc. Method of selecting device threshold voltages for high speed and low power
JP2874628B2 (ja) * 1996-01-30 1999-03-24 日本電気株式会社 論理回路の最適化装置及びその方法
US6090151A (en) * 1997-07-01 2000-07-18 Motorola, Inc. Electronic device parameter estimator and method therefor
JPH11120215A (ja) * 1997-10-14 1999-04-30 Mitsubishi Electric Corp 最適解探索支援装置
US6212490B1 (en) * 1998-06-24 2001-04-03 S3 Incorporated Hybrid circuit model simulator for accurate timing and noise analysis
JP2000029920A (ja) * 1998-07-13 2000-01-28 Mitsubishi Electric Corp シミュレーション装置、シミュレーション方法およびシミュレーションプログラムを記録した媒体
US6321186B1 (en) * 1999-05-03 2001-11-20 Motorola, Inc. Method and apparatus for integrated circuit design verification
US6564355B1 (en) * 1999-08-31 2003-05-13 Sun Microsystems, Inc. System and method for analyzing simultaneous switching noise
US6651228B1 (en) * 2000-05-08 2003-11-18 Real Intent, Inc. Intent-driven functional verification of digital designs
JP2002259481A (ja) * 2000-05-11 2002-09-13 Fujitsu Ltd ノイズ対策決定方法及び装置、記憶媒体並びにコンピュータプログラム
US6425113B1 (en) * 2000-06-13 2002-07-23 Leigh C. Anderson Integrated verification and manufacturability tool
US6834380B2 (en) * 2000-08-03 2004-12-21 Qualcomm, Incorporated Automated EMC-driven layout and floor planning of electronic devices and systems
JP2002073719A (ja) * 2000-08-31 2002-03-12 Hitachi Ltd 回路動作モデル記述の生成方法および論理設計検証装置
JP2002108960A (ja) * 2000-10-03 2002-04-12 Fujitsu Ltd 配置・配線処理システム
US6915501B2 (en) * 2001-01-19 2005-07-05 Cadence Design Systems, Inc. LP method and apparatus for identifying routes
JP4499938B2 (ja) * 2001-02-19 2010-07-14 富士通株式会社 素子モデル自動修正プログラム、素子モデル自動修正装置および素子モデル自動修正方法
JP2002259478A (ja) * 2001-02-28 2002-09-13 Nec Corp 統合デジタル回路設計システム及び設計方法
CN1258729C (zh) * 2003-11-14 2006-06-07 清华大学 基于虚拟模块的大规模混合模式布图方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8949102B2 (en) 2011-02-24 2015-02-03 Cadence Design Systems, Inc. Method and system for power delivery network analysis

Also Published As

Publication number Publication date
CN101375282B (zh) 2010-12-01
JP2008523470A (ja) 2008-07-03
TW200632701A (en) 2006-09-16
WO2006062827A3 (en) 2008-10-16
CN101375282A (zh) 2009-02-25
US20060123364A1 (en) 2006-06-08
US7240310B2 (en) 2007-07-03
JP4763716B2 (ja) 2011-08-31

Similar Documents

Publication Publication Date Title
CN110880984B (zh) 基于模型的流量异常监测方法、装置、设备及存储介质
Liu et al. Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques
Barthélemy et al. Dynamical patterns of epidemic outbreaks in complex heterogeneous networks
US7240310B2 (en) Method, system and program product for evaluating a circuit
Bilsel et al. Ishikawa cause and effect diagrams using capture recapture techniques
CN109905271B (zh) 一种预测方法、训练方法、装置及计算机存储介质
Zheng et al. Probabilistic QoS aggregations for service composition
Fang et al. A class of hierarchical multivariate Wiener processes for modeling dependent degradation data
Yang et al. Nonparametric profile monitoring using dynamic probability control limits
Seo et al. Data analysis of step-stress accelerated life tests with heterogeneous group effects
JP6658507B2 (ja) 負荷推定システム、情報処理装置、負荷推定方法、及び、コンピュータ・プログラム
Bacigalupo et al. An investigation into the application of different performance prediction methods to distributed enterprise applications
Vidal et al. A new perspective on measuring entropic complexity in manufacturing systems
Govindaluri et al. Tolerance optimization using the Lambert W function: an empirical approach
Siebert et al. From measurement to decision: Sensitivity of decision outcome to input and model uncertainties
Stoneking Improving the manufacturability of electronic designs
Kleijnen et al. Methodology for determining the acceptability of system designs in uncertain environments
Avram et al. Influence of context availability and soundness in predicting soil moisture using the Context-Aware Data Mining approach
Barton Tutorial: Basics of Metamodeling
CN113535501A (zh) 一种信息审计方法、装置、设备和计算机存储介质
Lam et al. Improving prediction from stochastic simulation via model discrepancy learning
Saghir et al. Approximate design and performance of the robust control charts for monitoring dispersion in Phase I
Bandi et al. Robust transient multi-server queues and feed-forward networks
Jeang et al. A computer model for time-based tolerance design with response surface methodology
JP2021174040A (ja) 情報処理装置、情報処理方法およびプログラム

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200580041857.7

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2007544553

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 05852803

Country of ref document: EP

Kind code of ref document: A2