CN101375282B - 用于对电路进行评估的方法、系统和程序产品 - Google Patents
用于对电路进行评估的方法、系统和程序产品 Download PDFInfo
- Publication number
- CN101375282B CN101375282B CN2005800418577A CN200580041857A CN101375282B CN 101375282 B CN101375282 B CN 101375282B CN 2005800418577 A CN2005800418577 A CN 2005800418577A CN 200580041857 A CN200580041857 A CN 200580041857A CN 101375282 B CN101375282 B CN 101375282B
- Authority
- CN
- China
- Prior art keywords
- design data
- adjustment
- rule
- window
- violation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (21)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/904,950 US7240310B2 (en) | 2004-12-07 | 2004-12-07 | Method, system and program product for evaluating a circuit |
US10/904,950 | 2004-12-07 | ||
PCT/US2005/043690 WO2006062827A2 (en) | 2004-12-07 | 2005-12-05 | Method, system and program product for evaluating a circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101375282A CN101375282A (zh) | 2009-02-25 |
CN101375282B true CN101375282B (zh) | 2010-12-01 |
Family
ID=36575834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005800418577A Expired - Fee Related CN101375282B (zh) | 2004-12-07 | 2005-12-05 | 用于对电路进行评估的方法、系统和程序产品 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7240310B2 (zh) |
JP (1) | JP4763716B2 (zh) |
CN (1) | CN101375282B (zh) |
TW (1) | TW200632701A (zh) |
WO (1) | WO2006062827A2 (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8630917B2 (en) * | 2005-06-09 | 2014-01-14 | At&T Intellectual Property Ii, L.P. | Arrangement for guiding user design of comprehensive product solution using on-the-fly data validation |
CN101122622B (zh) * | 2006-08-09 | 2011-05-04 | 鸿富锦精密工业(深圳)有限公司 | 信号线分支线段长度检查系统及方法 |
US8032338B2 (en) | 2008-06-13 | 2011-10-04 | Power Integrations, Inc. | Method and apparatus for design of a power supply |
US8782577B2 (en) * | 2010-07-24 | 2014-07-15 | Cadence Design Systems, Inc. | Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awareness |
US8694950B2 (en) | 2010-07-24 | 2014-04-08 | Cadence Design Systems, Inc. | Methods, systems, and articles of manufacture for implementing electronic circuit designs with electrical awareness |
US8949102B2 (en) | 2011-02-24 | 2015-02-03 | Cadence Design Systems, Inc. | Method and system for power delivery network analysis |
CN102651038B (zh) * | 2011-02-24 | 2015-06-17 | 益华公司 | 用于电力输送网络分析的方法和系统 |
JP5182973B1 (ja) * | 2011-10-19 | 2013-04-17 | 三菱航空機株式会社 | 配線の接続確認システム |
DE102015108244A1 (de) * | 2014-06-06 | 2015-12-10 | Synopsys, Inc. | Verfahren und system zum generieren eines schaltungsentwurfs, verfahren zum kalibrieren einer inspektionsvorrichtung, und verfahren zur prozesssteuerung und zum ertragsmanagement |
CN112084294B (zh) * | 2020-09-14 | 2022-07-26 | 重庆长安新能源汽车科技有限公司 | 一种基于人工智能的整车电磁兼容分级管理方法 |
WO2022183490A1 (en) | 2021-03-05 | 2022-09-09 | Paypal, Inc. | Software process modification platform for compliance |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5883808A (en) * | 1996-01-30 | 1999-03-16 | Nec Corporation | Logic circuit optimization apparatus and its method |
US6405349B1 (en) * | 1997-07-01 | 2002-06-11 | General Dynamics Decision Systems, In. | Electronic device parameter estimator and method therefor |
CN1545049A (zh) * | 2003-11-14 | 2004-11-10 | 清华大学 | 基于虚拟模块的大规模混合模式布图方法 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4488354A (en) | 1981-11-16 | 1984-12-18 | Ncr Corporation | Method for simulating and testing an integrated circuit chip |
DE3587846T2 (de) | 1984-12-26 | 1994-10-06 | Hitachi Ltd | Verfahren und Gerät zum Prüfen der Geometrie von Mehrschichtmustern für integrierte Schaltungsstrukturen. |
US5062054A (en) | 1988-03-10 | 1991-10-29 | Matsushita Electric Industrial Co., Ltd. | Layout pattern generation and geometric processing system for LSI circuits |
US5051938A (en) | 1989-06-23 | 1991-09-24 | Hyduke Stanley M | Simulation of selected logic circuit designs |
DE69427417T2 (de) | 1993-03-08 | 2002-05-29 | Koninklijke Philips Electronics N.V., Eindhoven | PCB-Simulation auf der Basis von reduzierten Ersatzschaltungen |
US5774367A (en) * | 1995-07-24 | 1998-06-30 | Motorola, Inc. | Method of selecting device threshold voltages for high speed and low power |
JPH11120215A (ja) * | 1997-10-14 | 1999-04-30 | Mitsubishi Electric Corp | 最適解探索支援装置 |
US6212490B1 (en) | 1998-06-24 | 2001-04-03 | S3 Incorporated | Hybrid circuit model simulator for accurate timing and noise analysis |
JP2000029920A (ja) | 1998-07-13 | 2000-01-28 | Mitsubishi Electric Corp | シミュレーション装置、シミュレーション方法およびシミュレーションプログラムを記録した媒体 |
US6321186B1 (en) * | 1999-05-03 | 2001-11-20 | Motorola, Inc. | Method and apparatus for integrated circuit design verification |
EP1214785B1 (en) | 1999-08-31 | 2003-05-21 | Sun Microsystems, Inc. | A system and method for analyzing simultaneous switching noise |
US6651228B1 (en) * | 2000-05-08 | 2003-11-18 | Real Intent, Inc. | Intent-driven functional verification of digital designs |
JP2002259481A (ja) * | 2000-05-11 | 2002-09-13 | Fujitsu Ltd | ノイズ対策決定方法及び装置、記憶媒体並びにコンピュータプログラム |
US6425113B1 (en) * | 2000-06-13 | 2002-07-23 | Leigh C. Anderson | Integrated verification and manufacturability tool |
US6834380B2 (en) * | 2000-08-03 | 2004-12-21 | Qualcomm, Incorporated | Automated EMC-driven layout and floor planning of electronic devices and systems |
JP2002073719A (ja) * | 2000-08-31 | 2002-03-12 | Hitachi Ltd | 回路動作モデル記述の生成方法および論理設計検証装置 |
JP2002108960A (ja) | 2000-10-03 | 2002-04-12 | Fujitsu Ltd | 配置・配線処理システム |
US6915501B2 (en) | 2001-01-19 | 2005-07-05 | Cadence Design Systems, Inc. | LP method and apparatus for identifying routes |
JP4499938B2 (ja) | 2001-02-19 | 2010-07-14 | 富士通株式会社 | 素子モデル自動修正プログラム、素子モデル自動修正装置および素子モデル自動修正方法 |
JP2002259478A (ja) * | 2001-02-28 | 2002-09-13 | Nec Corp | 統合デジタル回路設計システム及び設計方法 |
-
2004
- 2004-12-07 US US10/904,950 patent/US7240310B2/en not_active Expired - Fee Related
-
2005
- 2005-11-25 TW TW094141587A patent/TW200632701A/zh unknown
- 2005-12-05 CN CN2005800418577A patent/CN101375282B/zh not_active Expired - Fee Related
- 2005-12-05 WO PCT/US2005/043690 patent/WO2006062827A2/en active Application Filing
- 2005-12-05 JP JP2007544553A patent/JP4763716B2/ja not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5883808A (en) * | 1996-01-30 | 1999-03-16 | Nec Corporation | Logic circuit optimization apparatus and its method |
US6405349B1 (en) * | 1997-07-01 | 2002-06-11 | General Dynamics Decision Systems, In. | Electronic device parameter estimator and method therefor |
CN1545049A (zh) * | 2003-11-14 | 2004-11-10 | 清华大学 | 基于虚拟模块的大规模混合模式布图方法 |
Also Published As
Publication number | Publication date |
---|---|
US20060123364A1 (en) | 2006-06-08 |
WO2006062827A2 (en) | 2006-06-15 |
TW200632701A (en) | 2006-09-16 |
US7240310B2 (en) | 2007-07-03 |
WO2006062827A3 (en) | 2008-10-16 |
JP2008523470A (ja) | 2008-07-03 |
JP4763716B2 (ja) | 2011-08-31 |
CN101375282A (zh) | 2009-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101375282B (zh) | 用于对电路进行评估的方法、系统和程序产品 | |
CN108141390B (zh) | 用于管理关于电缆测试设备操作的消息的基于云的系统和方法 | |
CN104811331B (zh) | 一种可视化网络运维方法和装置 | |
JP2005528622A (ja) | 位置決め技法のための確率モデル | |
JP2005521359A (ja) | ソフトウェアアプリケーションのネットワーク動作特性を測定する方法、システム及びコンピュータプログラム | |
CN115085196B (zh) | 电力负荷预测值确定方法、装置、设备和计算机可读介质 | |
US20050267851A1 (en) | Fitness function circuit, genetic algorithm machine, and fitness evaluation method | |
CN112362971A (zh) | 电源模块等效电阻测试方法、装置、设备及存储介质 | |
CN118246700B (zh) | 基于图计算的配电网供电策略动态调整方法及系统 | |
JP6658507B2 (ja) | 負荷推定システム、情報処理装置、負荷推定方法、及び、コンピュータ・プログラム | |
Kirov et al. | Optimized selection of wireless network topologies and components via efficient pruning of feasible paths | |
US8327196B2 (en) | Identifying an optimized test bit pattern for analyzing electrical communications channel topologies | |
CN106301975A (zh) | 一种数据检测方法及其装置 | |
US20050288914A1 (en) | Method and system for performing effective resistance calculation for a network of resistors | |
CN107688878B (zh) | 空气质量预测方法及装置 | |
JP4162654B2 (ja) | 信号特性観測値の使用 | |
CN115794245B (zh) | 数据加载方法及装置、电子设备、存储介质 | |
US20070204255A1 (en) | Net routing | |
US9460250B1 (en) | System, method, and computer program product for input/output buffer modeling | |
CN112884497A (zh) | 确定用户类型的方法、装置、电子设备和存储介质 | |
CN117540179B (zh) | 一种用于实现环境检测的方法及系统 | |
CN114970741B (zh) | 数据处理方法、装置及电子设备 | |
CN114500170B (zh) | 一种vpn线路筛选方法、装置、设备及存储介质 | |
CN117978612B (zh) | 网络故障检测方法、存储介质以及电子设备 | |
CN112905455B (zh) | 接口信息的校验方法、装置、设备及存储介质 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171127 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171127 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20101201 Termination date: 20191205 |