WO2005101167A1 - 情報処理装置および情報処理装置の設定方法 - Google Patents
情報処理装置および情報処理装置の設定方法 Download PDFInfo
- Publication number
- WO2005101167A1 WO2005101167A1 PCT/JP2004/018761 JP2004018761W WO2005101167A1 WO 2005101167 A1 WO2005101167 A1 WO 2005101167A1 JP 2004018761 W JP2004018761 W JP 2004018761W WO 2005101167 A1 WO2005101167 A1 WO 2005101167A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- information processing
- setting data
- operation mode
- setting
- processing apparatus
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
Definitions
- the present invention relates to an information processing apparatus capable of performing initial settings such as an operation mode setting according to external setting data, and a method of setting the operation mode.
- an operation mode is often set at the time of power-on and at the time of reset according to the use after startup and the like.
- Techniques for setting the operation mode include a pull-up or pull-down signal provided by a jumper switch or the like connected to the operation mode setting terminal of the information processing apparatus. There is something to do.
- the present invention has been made in view of these points, does not require a dedicated operation mode setting terminal for operation mode setting, and has a short time required for operation mode setting.
- Another object of the present invention is to provide an information processing apparatus capable of reducing the power and hardware scale, and a method of setting an operation mode of the information processing apparatus.
- An information processing apparatus in which a setting operation is performed according to given setting data, the information processing apparatus main body performing predetermined information processing,
- a bus connected to a device to be accessed by the information processing apparatus main unit, and a setting connected to the bus and configured to output setting data by applying a predetermined voltage via a pull-up resistor or a pull-down resistor.
- a data output unit ;
- the setting data is input from the bus to which the device accessed by the information processing device main body is connected, it is not necessary to provide a dedicated setting data terminal.
- the information processing device main unit is configured to start the setting operation by being negated after a reset signal is asserted
- the configuration data output by the setting data output unit while the reset signal is asserted is configured to be taken in when the reset signal is negated.
- the setting operation is quickly performed by taking in the setting data when the reset signal is asserted and then negated.
- An information processing apparatus for performing a setting operation in accordance with given setting data, wherein the reset signal is negated after being asserted, so that predetermined information processing is performed after the setting operation is started.
- Information processing device main body portion
- a bus that stores the setting data and is connected to a storage device that is accessed by the information processing device main unit;
- An access unit that outputs an access signal for causing the storage device to output stored setting data while the reset signal is asserted;
- the information processing device main unit is configured to take in setting data output from the storage device when the reset signal is negated after being asserted.
- the storage device stores a plurality of setting data
- the access unit is configured to output an access signal for sequentially outputting each setting data to the storage device.
- the data amount of the setting data can be easily increased.
- the information processing apparatus main unit is configured to perform different setting operations according to a determination result of the appropriateness of the setting data based on the determination information.
- a method of performing a setting operation of an information processing device according to given setting data wherein the information processing device is accessed by the information processing device main body unit performing predetermined information processing, and the information processing device main unit.
- the information processing device main unit negates after asserting a reset signal
- the setting operation is performed quickly by taking in the setting data when the reset signal is asserted and then negated.
- An access unit for outputting an access signal for causing the storage device to output the stored setting data
- the setting data stored in the storage device is output to the bus while the reset signal is asserted, it is possible to easily generate such an access signal. S can.
- the setting data is taken in when the reset signal is asserted and then negated, the setting operation is performed quickly.
- FIG. 1 is a block diagram showing a configuration of an information processing apparatus according to a first embodiment of the present invention.
- FIG. 2 is a block diagram showing a configuration of an information processing apparatus according to a second embodiment of the present invention.
- FIG. 3 is a block diagram showing a configuration of an information processing apparatus according to a modified example of Embodiment 2 of the present invention.
- FIG. 4 is a block diagram showing a configuration of an information processing apparatus according to Embodiment 3 of the present invention.
- FIG. 5 is a block diagram showing a configuration of an information processing device according to a modified example of Embodiment 3 of the present invention.
- FIG. 1 is a block diagram illustrating a configuration of an information processing apparatus 100 according to Embodiment 1 of the present invention.
- the information processing device 100 (main unit) is constituted by, for example, one semiconductor chip, and includes a data holding medium access device 101, a setting data holding device 102, an operation mode identification device 103, and a starting device 104.
- the data holding medium access device 101 and the setting data holding device 102 are connected to a data storage medium 200 and an operation mode setting data applying device 400 via a bus 300.
- the bus 300 includes signal lines for address signals, data signals, chip enable signals, read enable signals, and the like.
- the data storage medium 200 is configured using, for example, a Flash ROM.
- the operation mode setting data application device 400 is configured to output operation mode setting data as predetermined initial setting data, for example, by being connected to a power supply or a ground via a pnole-up resistor or a pull-down resistor. Has become.
- the operation mode setting data application device 400 may be provided inside the information processing device 100.
- the data storage medium access device 101 of the information processing device 100 controls the bus 300 so that the information processing device 100 can access the data storage medium 200 and the like.
- the setting data holding device 102 is formed of, for example, a latch circuit, and operates in synchronization with a reset signal (not shown).
- the setting data is retained and output to the operation mode identification device 103.
- the operation mode identification device 103 decodes the operation mode setting data input from the setting data holding device 102 into data (signal) that can be processed by the activation device 104, and outputs the data to the activation device 104. ing.
- the activation device 104 initializes each functional block (not shown) inside and outside the information processing device 100 and sets an operation mode according to the decoding result input from the operation mode identification device 103.
- the above functional blocks include a functional block for controlling a motor and a functional block for processing a light emitting / receiving signal of an optical pickup.
- Such a function block is set to an operation state or a stop state, and an operation frequency is set.
- the reset is performed by a reset signal (not shown). That is, similarly to the conventional information processing apparatus, for example, the reset signal is asserted by being kept at the L (Low) level for a predetermined period, and then is turned to the H (High) level and negated. A reset is performed.
- the reset signal is asserted by being kept at the L (Low) level for a predetermined period, and then is turned to the H (High) level and negated.
- a reset is performed.
- all operations are started after the reset signal is negated, whereas in the information processing device of the present embodiment, the period during which the reset signal is asserted is as follows. Also, a predetermined operation is performed.
- the output of the data storage medium 200 and the like is kept at high impedance by the chip enable signal and the read enable signal from the data holding medium access device 101. Therefore, as the data signal of the bus 300, a signal that is pulled up or pulled down by the operation mode setting data application device 400 via the resistor becomes valid, and the operation mode setting data indicated by the signal becomes the setting data holding device. Entered in 102.
- the setting data holding device 102 sets the operation mode input from the bus 300 at a timing when the level of the reset signal changes. Holds constant data. Further, the operation mode identification device 103 decodes the operation mode setting data, and the activation device 104 performs a process of activating each functional block inside and outside the information processing device 100 in an operation mode according to the decoding result. Specifically, for example, when a controller of an optical disk drive is configured using the information processing device 100 as described above, the write signal processing unit is stopped or stopped depending on whether the optical disk drive is read-only. Operate, set the mode to operate at a predetermined operating frequency according to the specifications of the optical disc drive device, or operate only partial functional blocks sequentially for testing at the time of manufacturing etc. Processing is performed.
- the data storage medium access apparatus 101 accesses the data storage medium 200 via the bus 300. Since the signal output from the operation mode setting data application device 400 is a signal that is pulled up or pulled down via the resistor as described above, the data signal output from the information processing device 100 or the data storage medium 200 is more effective. That is, a normal write operation and a normal read operation are performed.
- the operation mode setting data is given by pulling up or pulling down the data line of the bus 300 connected to the data storage medium 200 or the like via the resistor.
- the operation mode of each functional block can be set without affecting the access operation via the bus 300 after the start of startup. . Therefore, it is easy to reduce the manufacturing cost by downsizing the information processing device 100. Since the operation mode setting data is held in the setting data holding device 102 by a signal transition when the reset signal is negated, the operation mode setting data read control circuit and program are not required. Power, etc., can quickly perform the start-up processing and the like.
- the operation mode setting data is held in the setting data holding device 102 by a signal transition when the reset signal is negated.
- the present invention is not limited to this, and differs depending on other signals. You may make it hold
- the operation mode setting data is not necessarily held as it is as described above, but a result decoded by the operation mode identification device 103, a control signal output from the activation device 104, and the like are held. You may do so.
- the activation device 104 can directly perform activation processing or the like based on the operation mode setting data, decoding by the operation mode identification device 103 does not necessarily need to be performed.
- the decoding and the start-up processing may be performed by a program or by hardware. That is, in any case, the operation mode setting data application device 400 outputs the setting data during the period in which the reset signal is asserted as described above, and is immediately taken into the setting data holding device 102 when negated.
- the startup process and the like are performed quickly, and the configuration can be simplified easily.
- the setting data is not limited to the initial setting, and the setting data may be read during the operation of the information processing apparatus 100.
- FIG. 2 is a block diagram showing a configuration of the information processing device 500 according to the second embodiment of the present invention.
- components having the same functions as those of the first embodiment and the like will be denoted by the same reference numerals and description thereof will be omitted.
- the operation mode setting data application device 4 of the first embodiment is used.
- the operation mode setting data 201 is stored in a predetermined area of the data storage medium 200.
- the information processing device 500 includes a configuration data acquisition bus control device 501 in addition to the components of the information processing device 100 according to the first embodiment.
- the bus controller 501 for acquiring setting data outputs predetermined bus control signals such as an address signal, a chip enable signal, and a read enable signal while the reset signal is asserted, and outputs the data storage medium 200 Output the operation mode setting data 201.
- the control signal output from the setting data acquisition bus control device 501 may be continuously output during the assertion period of the reset signal, or may be output at a predetermined timing according to a predetermined sequence (protocol). You may do so. In other words, it should be stopped at least until a signal is output from the data holding medium access device 101 or the data storage medium 200 to the bus 300. For example, address signals can be pulled up or down via resistors. )
- the setting data acquisition bus control device 501 issues a control signal such as an address signal so that the data storage medium 200 outputs the operation mode setting data. Is output.
- data storage medium 200 outputs the setting data stored in the predetermined area.
- the setting data is immediately held in the setting data holding device 102, triggered by a signal transition when the reset signal is negated, and the operation mode is generated by the operation of the operation mode identification device 103 and the like. The settings are made. Further, after the operation mode setting is completed, the data storage medium access device 101 controls the bus 300, so that a normal write operation or a read operation on the data storage medium 200 is performed.
- the present embodiment similarly to the first embodiment, there is no need to provide a dedicated operation mode setting terminal, so that the information processing apparatus can be downsized and the manufacturing cost can be reduced. That power S becomes possible.
- the data storage medium 200 by causing the data storage medium 200 to output the operation mode setting data while the reset signal is asserted, it is not necessary to control competition with a signal output from the data storage medium access device 101 or the like. After all, the circuit size can be reduced.
- the operation mode setting data is held in the setting data holding device 102 by a signal transition when the S reset signal is negated, a program for reading the operation mode setting data is required.
- the smoothing force can also promptly perform the start-up processing and the like.
- a plurality of operation mode setting data 201 are stored in a data storage medium 200, and are sequentially read out during a period in which these force reset signals are asserted and held in a setting data holding device 102. You may make it. That is, the setting data acquisition bus By causing the control device 501 to sequentially output the address signal and the like of the area where each operation mode setting data 201 is stored, the setting data is held in the setting data holding device 102 in synchronization with this.
- the mode setting operation can be easily performed based on more information than in the case of the second embodiment. For example, when a dedicated terminal or signal line (bus) for capturing setting data is used, these components need to be greatly increased in accordance with an increase in the amount of information. While power increases, such a large increase in hardware scale and power consumption does not occur.
- the error determination device 601 that determines whether the operation mode setting data is appropriate based on the information may be provided, and a different activation process may be performed according to the determination result. That is, the error determination device 601 outputs different operation mode setting data to the operation mode identification device 103 or outputs a predetermined control signal directly to each function block according to the determination result. .
- note-check data for determining whether the operation mode setting data stored in the data storage medium 200 is correct can be used.
- the operation mode setting data is stored in the data storage medium 200 by the program, whether the holding operation is appropriately performed, whether the storage content of the data storage medium 200 is destroyed, or the like is performed. Even when it is difficult to determine and confirm the operation, it is possible to easily perform an appropriate start-up operation or perform a fail-safe operation.
- the reliability of the operation mode setting data can be improved without significantly increasing the hardware scale and increasing the cost.
- the configuration of the modification of the second embodiment may be combined with the configuration of the third embodiment. That is, a plurality of pieces of data 202 with protection information similar to the third embodiment may be stored in the data storage medium 200, similarly to the modification of the second embodiment. Accordingly, the reliability of the operation mode setting data and the like can be improved, and the amount of information for performing the mode setting operation can be easily increased.
- the information processing apparatus and the operation mode setting method of the information processing apparatus according to the present invention do not require a dedicated operation mode setting terminal for setting the operation mode, and shorten the time required for setting the operation mode. And an information processing device capable of reducing the scale of hardware and the operation mode setting method of the information processing device.
- the present invention is useful as an information processing apparatus capable of setting an operation mode and a method of setting the operation mode.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004105715 | 2004-03-31 | ||
JP2004-105715 | 2004-03-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005101167A1 true WO2005101167A1 (ja) | 2005-10-27 |
Family
ID=35150169
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/018761 WO2005101167A1 (ja) | 2004-03-31 | 2004-12-15 | 情報処理装置および情報処理装置の設定方法 |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2005101167A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011053772A (ja) * | 2009-08-31 | 2011-03-17 | Brother Industries Ltd | データ処理装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02165309A (ja) * | 1988-12-20 | 1990-06-26 | Sanyo Electric Co Ltd | マイクロコンピュータの入出力回路 |
JPH0431981A (ja) * | 1990-05-28 | 1992-02-04 | Rohm Co Ltd | ワンチップマイクロコンピュータ |
JPH06119084A (ja) * | 1992-10-05 | 1994-04-28 | Canon Inc | 情報処理装置 |
JP2000056864A (ja) * | 1998-08-05 | 2000-02-25 | Hitachi Ltd | リセット機能を有するセットアップ情報格納メモリ |
JP2003122593A (ja) * | 2001-10-09 | 2003-04-25 | Nec Microsystems Ltd | インサーキットエミュレータリセット回路及びそれを有するインサーキットエミュレータ |
-
2004
- 2004-12-15 WO PCT/JP2004/018761 patent/WO2005101167A1/ja active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02165309A (ja) * | 1988-12-20 | 1990-06-26 | Sanyo Electric Co Ltd | マイクロコンピュータの入出力回路 |
JPH0431981A (ja) * | 1990-05-28 | 1992-02-04 | Rohm Co Ltd | ワンチップマイクロコンピュータ |
JPH06119084A (ja) * | 1992-10-05 | 1994-04-28 | Canon Inc | 情報処理装置 |
JP2000056864A (ja) * | 1998-08-05 | 2000-02-25 | Hitachi Ltd | リセット機能を有するセットアップ情報格納メモリ |
JP2003122593A (ja) * | 2001-10-09 | 2003-04-25 | Nec Microsystems Ltd | インサーキットエミュレータリセット回路及びそれを有するインサーキットエミュレータ |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011053772A (ja) * | 2009-08-31 | 2011-03-17 | Brother Industries Ltd | データ処理装置 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6434697B1 (en) | Apparatus for savings system configuration information to shorten computer system initialization time | |
US6519698B1 (en) | Method for saving system configuration information to shorten computer system initialization time by checking the state of a chassis intrusion detection circuit | |
US5682496A (en) | Filtered serial event controlled command port for memory | |
CN113590511B (zh) | 一种带宽降速修复方法、装置及电子设备 | |
TW200923784A (en) | Electronic device and method for resuming from suspend-to-ram state thereof | |
JP2007299227A (ja) | 情報処理装置及び情報処理装置のブート方法 | |
WO2005101167A1 (ja) | 情報処理装置および情報処理装置の設定方法 | |
KR20120026052A (ko) | 메모리를 공유하기 위한 시스템 및 방법 | |
US7915926B2 (en) | Semiconductor chip and semiconductor device including the same | |
TW200821844A (en) | Serial peripheral interface controlling apparatus and system thereof and method for judging whether serial peripheral interface device supporting fast read command | |
JP3292145B2 (ja) | 半導体記憶装置 | |
US6839857B2 (en) | Interrupt controller in an interface device or information processing system | |
JP2004192051A (ja) | 共用端子制御装置 | |
JP2006127407A (ja) | 半導体集積回路 | |
JP2003331587A (ja) | シリアルeepromのデータ入力制御装置 | |
KR102345087B1 (ko) | 정보 처리 시스템, 정보 처리 방법 및 프로그램 | |
KR20070093161A (ko) | 디지털 기기용 제어회로 장치 및 이를 이용한 디지털기기의 전원 제어 방법 | |
JP2004280219A (ja) | コンピュータ | |
JP2023134187A (ja) | 情報処理装置、情報処理システム、情報処理方法およびプログラム | |
JPH11328089A (ja) | Pciバスインタフェース用デバイスにおけるid情報書き込み回路 | |
JPH1021145A (ja) | リセット保護回路 | |
KR100883840B1 (ko) | 이이피롬 보호 장치 및 방법 | |
JPH1152021A (ja) | 半導体集積回路装置の試験方法及び半導体集積回路装置 | |
CN117170754A (zh) | 多核处理器启动控制系统、方法、电子设备及存储介质 | |
JPH06309887A (ja) | 半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |