Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/14—Balanced arrangements
  • H03D7/1425—Balanced arrangements with transistors
  • H03D7/145—Balanced arrangements with transistors using a combination of bipolar transistors and field-effect transistors
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/14—Balanced arrangements
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/14—Balanced arrangements
  • H03D7/1425—Balanced arrangements with transistors
  • H03D7/1433—Balanced arrangements with transistors using bipolar transistors
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/14—Balanced arrangements
  • H03D7/1425—Balanced arrangements with transistors
  • H03D7/1441—Balanced arrangements with transistors using field-effect transistors
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/14—Balanced arrangements
  • H03D7/1425—Balanced arrangements with transistors
  • H03D7/1483—Balanced arrangements with transistors comprising components for selecting a particular frequency component of the output
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
  • H03D7/16—Multiple-frequency-changing
  • H03D7/165—Multiple-frequency-changing at least two frequency changers being located in different paths, e.g. in two paths with carriers in quadrature
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04B—TRANSMISSION
  • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
  • H04B1/06—Receivers
  • H04B1/16—Circuits
  • H04B1/26—Circuits for superheterodyne receivers
  • H04B1/28—Circuits for superheterodyne receivers the receiver comprising at least one semiconductor device having three or more electrodes
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
  • H03D2200/0001—Circuit elements of demodulators
  • H03D2200/0025—Gain control circuits
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
  • H03D2200/0001—Circuit elements of demodulators
  • H03D2200/0033—Current mirrors
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
  • H03D2200/0041—Functional aspects of demodulators
  • H03D2200/0086—Reduction or prevention of harmonic frequencies
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
  • H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
  • H03D2200/0041—Functional aspects of demodulators
  • H03D2200/009—Reduction of local oscillator or RF leakage

Definitions

• This invention relates to radio frequency mixers and particularly to mixers for suppressing harmonic conversion signals used in radio frequency tuners.
• a mixer performs a combining operation on two input signals to create an output signal.
• a local oscillator (LO) input signal mixes with the other input signal to achieve frequency translation, generally called up-conversion or down-conversion.
• the input baseband signal is up converted to an intermediate frequency (IF) or RF signal, or an IF signal is up converted to an RF signal.
• IF intermediate frequency
• RF radio frequency
• a down-conversion configuration the input RF signal is down converted to an IF signal, or an IF or RF signal is down converted to a baseband signal.
• a baseband signal can be either a single real valued signal or a complex valued signal comprising an in-phase (I) and quadrature-phase (Q) signal.
• Conversion to or from a complex baseband signal requires two mixers, one mixer is driven by an in-phase LO and the other mixer is driven by a quadrature-phase LO.
• the other mixer ports are driven by the I and Q baseband signals, and the output of the two mixers is summed to create an IF or RF signal.
• the IF or RF input is split to drive two mixers, and the output of the two mixers produces the I and Q baseband signals.
• a tuner is a combination of circuits used to select and down convert a single channel, or band of channels, from a wideband frequency division multiplex (FDM) channel. Examples of uses for tuners include over-the-air (OTA), satellite, and cable television receivers.
• OTA over-the-air
• a tuner selects a single TV channel, a narrow band, from the broadband RF spectrum, and outputs a band limited signal to a TN or to other circuitry for further processing.
• a tuner uses various combinations of mixers, RF low noise amplifiers (L ⁇ As), RF preselect filters, carrier tracking and other forms of frequency control, frequency synthesized LO or LO controlled by an automatic frequency control (AFC) loop, and filters to tune a selected channel.
• L ⁇ As RF low noise amplifiers
• AFC automatic frequency control
• a single conversion tuner also called a heterodyne, converts the received RF signal to an IF signal using an LO frequency that is the sum or difference between the RF and IF signal frequencies.
• the IF signal is down converted to a baseband signal outside ofthe tuner for demodulation or can be demodulated directly from the IF signal.
• a double conversion tuner converts the incoming RF signal to a first IF signal, followed by a second conversion to a second IF signal or to a baseband signal.
• the second IF signal is demodulated or down converted to a baseband signal outside ofthe tuner.
• a direct conversion tuner also called a homodyne, converts the RF signal directly to baseband using an LO frequency that is the same as the RF signal frequency.
• the mixers should have low noise characteristics.
• Two common types of mixers are used in tuners: multiplying mixers and switching mixers. Multiplying mixers produce an analog output from analog inputs; the two inputs are multiplied linearly to produce the output.
• Switching mixers are not linear due to discontinuously switching the input signal with the LO to produce the output. Multiplying mixers have higher in-band noise, while switching mixers have lower noise but have strong gain at harmonics ofthe LO frequency, specifically odd harmonics due to the square wave switching action.
• the harmonic conversion gain is undesirable in broadband systems such as TV because interfering signals could reside at frequencies that are converted by the LO harmonics to the output frequency ofthe channel of interest.
• the harmonic interferers could be other TN channels, resulting in interference into the tuned channel.
• harmonic-rejection mixers One approach to solving the harmonic conversion problem is the use of harmonic-rejection mixers. This approach has been described in Weldon et al., "A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers", IEEE Journal of Solid-state circuits, Nol. 36, No. 12, Dec. 2001. This paper described the use of a harmonic-rejection mixer in a transmitter.
• the harmonic-rejection mixer described uses a 3 -bit amplitude quantized sinusoid for the LO. This shifts the harmonics ofthe LO to 7 times the LO frequency, relaxing the post mixing filter requirements.
• the sinusoid approximation is formed by using phase- shifted square waves to drive 3 mixers with weighted current drive, and the outputs are current summed to produce the composite mixer output.
• a separate group of mixers is used for the I and Q components ofthe signal.
• This mixer architecture configured for up-conversion in a transmitter and is not suitable for use to down convert an RF or IF signal to a complex baseband signal.
• the present invention uses a plurality of switching mixers to form a harmonic suppression mixer for down-conversion of an RF signal into an I and Q output.
• the harmonic suppression feature suppresses higher frequency signals that would interfere with the desired tuning frequency.
• a series of staggered digital signals drives the LO port of each mixer.
• the RF port of each mixer is driven with the same signal or a separately buffered proportional version ofthe input signal.
• signal division could be achieved by a resistive split ofthe input signal driving the mixer cores.
• a weighted sum ofthe individual mixer signals produces the harmonic suppresion mixer output signal.
• the harmonic suppression mixer can be embodied in a monolithic integrated circuit along with other components of a complete tuner.
• each ofthe individual mixers is fed a signal that is proportional to the RF input signal; whether using buffers, resistive splits, straight connection, or other driving networks that couple the input signal to each ofthe mixers in the ratio desired.
• Gain stages on the input or output or both of each mixer weight the signals prior to adding the plurality of mixer outputs at a summing node, which can be current or voltage summing. Gain values can range from less than one to more than one.
• the weighting produces a sinusoid response from the digital LO drive.
• a single bank of mixers is used with two independent banks of gain stages coupled to the mixer outputs. The outputs of each bank of gain stages form the I output and Q output, respectively.
• two banks of mixers can be used, each having weighting coefficients on the outputs or the inputs or both. The summation of signals from several mixers can help to average non-ideal characteristics ofthe mixers caused by process variations.
• LO leakage caused by mismatches in each mixer can be reduced due to the statistical cancellation of variations.
• the summation can also cancel certain deterministic non-ideal properties. For example, if the mixers produce a systematic direct current (DC) offset or systematic 2 nd order intercept point (IP2), then this can be cancelled in the summation process.
• DC direct current
• IP2 systematic 2 nd order intercept point
• the RF inputs can be weighted and the mixer outputs can be summed directly together or combinations of input and output weighting could be used.
• the weighting of mixer inputs can be accomplished by varying the transconductance parameter ofthe mixers, without the need for additional components.
• a precision multiphase LO generator is used to produce the staggered LO digital signals, which can be square waves.
• a state machine produces a plurality of staggered outputs that can be re-clocked by a register bank to reduce signal skew, providing a precise fractional LO cycle relationship.
• One embodiment of an LO generator operates at a clock frequency that is a multiple ofthe desired LO frequency to produce the multiphase LO square wave signals.
• the present harmonic suppression mixer invention is suitable for use in a complete tuner where the tuning range may cover a frequency range spanning 50 MHz to 860 MHz, or wider. To facilitate this wide tuning range, the present mixer invention can have reconfigurable coefficients and effective mixer combining.
• the number of independent mixers can vary from 8 or more, to 4, to 2 or any suitable number of mixers.
• an 8-mixer configuration can be used to achieve good suppression of harmonic signals that are within the occupied band of TV signals to prevent interference from higher channels into the lower channels.
• either the harmonics are outside the active band of TV signals or the harmonics can be suppressed by filtering in the tuner. Therefore, less harmonic suppression is needed in the mixer,
• Fig. 1 shows a harmonic suppression mixer according to the present invention.
• Fig. 2 shows a staggered square wave LO generator.
• Fig. 3 shows the state machine component ofthe LO generator.
• Fig. 4 shows a tuner employing the harmonic suppression mixer.
• Fig. 5 shows waveforms and resulting spectrum for an 8 phase 1 cycle I LO.
• Fig. 6 shows waveforms and resulting spectrum for an 8 phase 1 cycle Q LO.
• Fig. 7 shows waveforms and resulting spectrum for an 8 phase 3 cycle I LO.
• Fig. 8 shows waveforms and resulting spectrum for an 8 phase 3 cycle Q LO.
• Fig. 9 shows waveforms and resulting spectrum for a 4 phase 1 cycle I LO.
• Fig. 10 shows waveforms and resulting spectrum for a 4 phase 1 cycle Q LO.
• Fig. 11 shows waveforms and resulting spectrum for a 2 phase 1 cycle I LO.
• Fig. 12 shows waveforms and resulting spectrum for a 2 phase 1 cycle Q LO.
• Fig. 13 shows a schematic diagram of a resistive summing stage for use with the harmonic suppression mixer.
• Fig. 14 shows schematic diagram of a current mirror summing stage for use with the harmonic suppression mixer.
• Fig. 15 shows detail of a programmable coefficient for a resistive summing stage.
• Fig. 16 shows detail of a programmable coefficient for a current mirror summing stage.
• Fig. 17 shows a block diagram of a harmonic suppression mixer according to the present invention.
• Fig. 18 shows a block diagram of another embodiment of a harmonic suppression mixer according to the present invention.
• Fig. 19 shows a quadrature combiner for use with the harmonic suppression mixer.
• Fig. 20 shows a block diagram of an LO generator for use with the present invention.
• Fig. 21 shows a flip-flop for use with the LO generator of the present invention.
• Fig. 22 shows a schematic of a flip-flop ofthe present invention.
• Fig- 23 shows an embodiment ofthe harmonic mixer according to the present invention.
• Fig. 1 shows harmonic suppression mixer 100 according to the present invention.
• Harmonic suppression mixer 100 has common input signal 102 that drives transconductance amplifiers 140 to provide signal isolation between each switching mixer 110.
• Transconductance amplifier 140 prevents the LO signal leaking at switching mixer 110 input from coupling to other mixers and to common input 102. LO signal leakage back to the common input tends to cancel each other due to LO phasing, thus amplifier 140 is optional.
• Transconductance amplifier 140 can be any type of amplifier depending on the signal type required at the input and output and each can have a different gain.
• Harmonic mixer 100 comprises multiple switching mixers 110, each with signal input 112, local oscillator (LO) input 114, and signal output 116.
• LO local oscillator
• All signals are differential drive and can be Gilbert cell or other mixer topologies that are known.
• a bank of mixers is shown, for example comprising 8 mixers.
• LO signal 114 is driven by an LO generator, described below.
• the frequency of LO1 through LOn are identical and the phase is staggered by 1/(2*N) ofthe LO period, where N is the number of switching mixers 110 used.
• Optional amplifier 118 can be a current, voltage, transimpedance, or transconductance amplifier, depending on the output type ofthe mixers and the input type o the coefficient stages.
• Coefficient stages 120 and 130 provide gain of various magnitudes on each switching mixer 110 output.
• Coefficient stages 120 and 130 are well known and can be configured, for example, as current mirrors with gain and or as resistive summing networks, possibly using operational amplifiers. Using current mirrors, the current output of switching mixers 110 is reflected as a new current with gain equal to the desired coefficient value for the stage. Gain values can range from less than one to more than one.
• the current from all coefficient stages 120 is combined at a current summing node to form an in-phase (I) output signal 104.
• the current from all coefficient stages 130 is combined at a current summing node to form a quadratures-phase (Q) output signal 106.
• Coefficient stages 120 and 130 have gain values that correspond to an equi-distant time sampled approximation of one half-period of a sine wave. More specifically, the coefficients are found by solving the following matrix equation (here shown for 4 LO phases):
• si ... s4 are equi -distantly sampled points of one half- ave ofthe desired summation waveform, preferably a half wave of a sine wave.
• c(i)(n) has a value of cos(angle) and c(q)(n) has a value sin(angle), where n is the stage number and angle is pi*n*(l N) + offset, where N is the total number of stages.
• the angle can be offset to avoid or achieve coefficient values of zero. Zero valued coefficients result in no contribution to the output signal, thus the corresponding circuitry can be eliminated, which is desirable in some applications for cost savings.
• an offset angle can be introduced to achieve minimum coefficient value spread, which offers better component matching and hence better suppression ofthe harmonics mixing and reduced silicon area.
• Tables 1 through 4 show example sets of coefficients generating 8, 4 and 2 phase LO waveforms.
• Table 1 8 phase 1 cycle LO. I (0 dee.. and O .90 deg. ,
• Table 3 4 phase 1 cycle, I (0 deg.. and Q (90 deg. , I: -0.353553 -0.146447 0. ⁇ 46447 0353553 Q: 0.146447 0.353553 0.353553 0.146447
• Table 4 2 phase 1 cycle LO. I (45 deg.. and O (135 deg.. I: 0 1 Q: 1 0
• current switching mixers While this example has been described using current switching mixers and current gain stages, the design can alternatively be implemented with voltage driven devices such as op-amp based summing circuits.
• current-switching mixers are used with voltage-mode (op-amp-based) summing circuits.
• the coefficients can be selected using programmable circuit techniques.
• a programmable current mirror stage uses switches to connect parallel MOSFET output branches.
• a programmable op-amp stage uses switches to connect in different gain setting resistors.
• the harmonic suppression mixer is configured for 8, 4, or 2-mixer operation by changing coefficient values.
• mixers are programmed with duplicate coefficient values to reduce the number of unique effective mixers.
• the configuration of LO signals driving the mixers can also change, including LO signals being identical to each other, resulting in 4 or 2 unique phases.
• 8 mixers and LO signals are shown, any number of mixers and LO phases can be used as required for an application, including odd numbers.
• inventions include an input configuration where the input current to the mixer core is obtained by connecting resistors from the common RF input voltage into each of the mixer cores; this also achieves the desired voltage-to-current transformation.
• all the mixer core inputs are connected together and the RF input current splits evenly between each mixer.
• Fig. 2 shows an example LO generator 200 for use with the harmonic suppression mixer. Relative phase accuracy and low jitter of each LO is important to achieving low conversion gain of RF interferers occurring at harmonics ofthe LO and good reciprocal mixing performance of the harmonic suppression mixer.
• State machine 210 produces a series of square wave digital signals shifted by 1/(2*N) fraction ofthe LO period, where N is the number of LO signals generated.
• Registers 220 re-clock the output of state machine 210 to insure that the transition of each square wave occurs at the precise relative time.
• Registers 220 and state machine 210 are driven by a high frequency clock that is, for example, 4 times the LO frequency and can range from 1 to 8 times the LO frequency. Reclocking the output ofthe state machine is optional.
• the state machine is reconfigurable to give LO phases that are staggered at 1/(2*8), 1/(2*4), or 1/(2*2) of a period depending on the frequency of the desired channel.
• 8 mixers are used, but in the 1/(2*4) and 1/(2*2) modes the mixer output coefficients are changed such that they correspond to a full-wave sampled sine-wave in the 1/(2*4) case or to sampling two cycles of a sine- wave in the 1/(2*2) case.
• the 8 mixers effectively collapse to four unique mixers in the 1/(2*4) case or to two unique mixers in the 1/(2*2) case.
• the clock frequency multiple relative to the LO frequency needed for the LO generator is reduced in the four mixer and two mixer configurations.
• harmonic signals are out of band or are removed by filtering operations in the tuner signal processing circuitry feeding the mixer.
• Fig. 3 shows details of an example state machine 210.
• Ripple dividers operate on alternate phases ofthe clock input to divide the clock input by two and produce quadrature phase outputs to drive a successive stage. Some skew and random variation in switching time is introduced by each stage.
• Registers 220 can be used to re-clock the state machine output to align the LO signal edges.
• Another embodiment ofthe LO generator generates rectangular digital signals that vary in pulse width or duty cycle to produce signals with staggered edges to drive the mixers.
• the digital signals can have a periodic pulse width varying from one-eighth period to seven- eighths period in one-eighth period increments. The centers of each pulse can be aligned.
• state machine 210 Other approaches to implementing state machine 210 include Moore machine architecture, Mealy machine architecture, one-hot encoding, and other well known state machine architectures. In each case, a second level of registers can be used to de-skew the state machine outputs.
• Fig. 4 shows an example block diagram of a direct down-conversion tuner using the harmonic suppression mixer.
• An optional variable band pass or low pass filter 410 preselects the channel for tuning.
• the harmonic suppression mixer 100 outputs an I and Q signal to baseband filters 420.
• An optional image rejection adjustment stage 430 balances I and Q signals for complete image rejection.
• the tuner output can be taken in analog I/Q form, digitized by A D converters, or mixed and combined by a quadrature modulator 440 to produce an IF signal output.
• a quadrature combiner can be used in place of a quadrature modulator.
• each mixer output can be digitized and the combining performed in the digital domain.
• I and Q signal band limiting filters can be implemented with two separate real valued filtered or as a complex filter operating on I and Q signals jointly, including cross rail filters.
• the I and Q band limiting can be performed on baseband or IF signals.
• RF input signal level is reduced by an optional attenuator when used for over the air (OTA) applications.
• An optional diplexer divides the received frequency band into subbands for filtering by optional tunable preselect filters, typically one each for low-VHF, high-VHF, and UHF.
• the tunable preselect filters provide additional harmonic suppression in addition to suppression provided by the mixer. Tunable preselect filters also greatly improve distortion performance because out of band interferers are attenuated. If distortion is less critical, fixed filters can be used. For less demanding applications, a wideband amplifier can be used without filters. Harmonic suppression is provided primarily by the mixer. Alternatively, the amplifier can be eliminated and the signal driven directly into the mixer.
• An optional single-ended to differential conversion is used to drive the differential harmonic suppression mixer.
• a single-ended signal path can drive a single-ended mixer.
• the present mixer invention can be implemented with single-ended or differential circuits, or a combination of single-ended and differential circuits.
• I and Q outputs ofthe harmonic suppression mixer drive baseband filters that reject down converted interferers as well as mixer product terms and the LO signal.
• An image rejection adjustment stage balances the I and Q signal levels and phase for complete image rejection.
• a technique for calibrating I and Q balance is disclosed in Der, L., Razavi, B., "A 2-GHz CMOS image-reject receiver with LMS calibration", IEEE Journal of Solid-State Circuits, Volume 38, Issue 2, Feb. 2003, pages 167 - 175.
• image rejection circuits can perform amplitude correction, phase correction, or both.
• Image rejection circuits can operate at either baseband or IF.
• the adjusted I and Q signals drive an IF up-converter that produces an IF signal of suitable frequency, for example 5 MHz, 36 MHz, 44 MHz, 57 MHz, or 63 MHz. Additionally, the IF signal can be digitized. Baseband I and Q outputs can be driven externally, as either analog signals or digitized signals, for systems that perform digital signal processing on the received signal. Alternative configurations include: RF conversion to a high frequency IF signal using a
• a phase locked loop (PLL) frequency synthesizer produces a signal to drive the LO generator.
• the voltage controlled oscillator (VCO) output of the PLL circuit operates at a multiple ofthe LO generator frequency, therefore some design consideration is needed to reduce the maximum frequency ofthe VCO operation.
• Table 6, below, shows tuner operating frequency ranges along with the mixer configuration and required VCO frequencies.
• the mixer operates with a single cycle LO.
• the number of LO phases is decreased as the final LO increases.
• Option 2 minimizes the range of operation ofthe VCO.
• Option 3 optimizes harmonic rejection at each tuner range.
• a divider on the VCO output is selected to divide the VCO for use in the LO generation to reduce the range of variation ofthe VCO operation.
• the harmonic suppression mixer can be used as an RF to IF mixer, where the LO frequency is set to produce an IF frequency at the I and Q outputs.
• a polyphase filter can combine the I and Q outputs and provide a single conversion from RF to IF with or without image rejection.
• the IF signal can be any frequency, for example 36 MHZ, 44 MHz, 57 MHZ, 63 MHz or higher.
• the IF frequency can be a low-IF frequency, for example 4 MHz.
• a further alternative harmonic suppression mixer uses a single mixer bank and a single IF output instead of I and Q outputs. System configurations using the harmonic suppression mixer include RF to IF with image rejection, RF to IF without image rejection, and RF to baseband.
• Figs. 5 through 12 show waveform and spectrum plots for several configurations ofthe harmonic suppression mixer using 8 phase, 4 phase, and 2 phase LOs.
• the figures show the relative frequency ofthe tuned signal and the nearest harmonic conversion frequencies.
• Fig. 13 shows an example resistive summing stage for combining the output from mixer stages.
• the gain coefficient for each mixer is set by the input resistors driving the summing node at the op-amp input.
• Each resistor can be fixed or a programmable value.
• the differential transimpedance amplifier can be removed, leaving only resistance to passively connect the mixer output to the summer.
• well known current summing stages can be used instead of voltage summing.
• Fig. 14 shows a current mirror summing stage for combining the output from mixer stages.
• the gain coefficient for each mixer is set by the characteristics ofthe MOSFETs in the current mirror.
• the ratio n/m determines the current gain.
• Each current' ratio can be fixed or programmable. In one embodiment, the value of m is fixed and the value n is varied to achieve different coefficients.
• the output signals at 1+/- and Q+/- are also summing nodes for current signals produced by other mixer stage current mirrors.
• Fig. 15 shows detail of an example programmable resistor values for a resistive summing stage.
• a switching transistor controlled by a gain select signal connects one or more resistors to the op- amp summing node.
• the switch is placed at the summing node side ofthe resistor because a virtual ground exists at this point and therefore the switch does not experience a change in voltage potential as the input signal varies.
• One resistor can be directly connected to the summing node without a switch for a fixed minimum gain.
• Progammable gain can alternatively be implemented using a field effect transistor (FET) with a variable applied gate voltage in place ofthe switching transistor to produce a variable resistance value.
• FET field effect transistor
• Fig. 16 shows detail of a programmable current mirror for a current summing stage.
• a switch connects one or more output transistors to the output summing node. Each output transistor is connected to either the gate drive signal from the input transistor or to ground using a gain select signal.
• Fig. 17 shows a block diagram of a harmonic suppression mixer according to the present invention. This block diagram is functionally equivalent to the more detailed diagram shown in Fig. 1. Each mixer has a separate coefficient at each mixer input.
• SUBSTITUTE SHEET (RULE " 2 ⁇ J Fig. 18 shows a block diagram of another embodiment of a harmonic suppression mixer according to the present invention.
• a separate mixer is provided in the signal path for the I and Q components ofthe signal, each mixer has a separate coefficient at the mixer RF input.
• Fig. 19 shows a quadrature combiner for use with the harmonic suppression mixer using differential delay elements in the I and Q path to create a relative 90 degree shift in the signals at the IF frequency.
• the I and Q inputs to the quadrature combiner can be driven from either embodiment of a harmonic suppression mixer shown in Fig. 1, Fig. 17, or Fig. 18.
• An example c of a differential delay element is a polyphase filter.
• Quadrature IQ combiner can be implemented in either the analog or digital domain.
• Fig. 20 shows a detailed block diagram of a multi-phase LO generator consisting of a pattern generator 320 (LO_PG) and a reclocking shift register 330 (LO_shiftReg).
• the pattern generator 320 provides the input signal 306 to the first flip-flop 332 ofthe shift register 330.
• Each flip-flop in the shift register is identical and the detail ofthe flip-flop is described below.
• the pattern generator 320 additionally divides the input frequency (Fin) 310 by divider 322 to supply the reclocking signal 308 to the clock input of all the flip-flops in the shift register 330.
• Different types of flip-flops can be used, but in this embodiment and as an example, D-type flip-flops are used.
• the flip-flops herein will be referred to as "DFF".
• the flip-flops have a slave-master- slave configuration with the master latch and the second slave latch providing outputs.
• a shift register with 8 flip-flops is described.
• Other embodiments could vary in the number of flip-flops used in the shift register, depending on the topology ofthe pattern generator circuit and in the type of circuit to realize the flip-flop functionality.
• the input frequency 310 (Fin) is divided down to the desired LO frequency 306 by two-stage divider 324. This signal is being reclocked at frequency 308 by the eight flip-flop shift register.
• the division ratio Rphase sets the number of output phases ofthe LO generator. Using division ratios of 4 up to 16, the output ofthe shift register bank will provide two, four or eight different phases. An overview ofthe different modes is given in Table 5. The number of phases is not dependent on the value of Rclk, since both input signal and reclocking signal are divided by this ratio. For values of Rdiv higher than sixteen, the input frequency is divided down by a factor Rclk before splitting the signal between the flip-flop input path and the reclocking path. The modes with division ratios of 32 and 64 therefore still have a resolution of ⁇ /8 (1/16th of a period), resulting in eight phases at the output ofthe shift register.
• Output 334 (the master latch output) of each flip-flop is used as input for the next flip-flop.
• an extra latch clocked on the slave clock phase is inserted as the input stage of each DFF, and the output is taken from the master latch ofthe previous DFF.
• an emitter follower or source follower is used to drive the two slaves.
• Fig. 21 shows the details ofthe shift register flip-flops and the interconnection of two consecutive flip-flops 401 and 402 each having two slave latches.
• Master and slave latches are active or triggered on opposite phases or phase edges ofthe clock signal 404 (Clk). Clk 404 is driven by Fclk 308.
• Slave latch 406 at the input of each flip-flop drives the master latch 408 inside the same flip-flop.
• Master latch 408 drives the second slave latch 410 inside the same flip-flop and also the first slave latch 406 ofthe following flip-flop in the shift register.
• the total number of flip-flops interconnected in this way is set by the number of desired output signals.
• Signal 412 is the input signal ofthe first flip-flop in the shift register. Using this kind of interconnection, the output slave is not loaded by the next flip-flop and edge transitions can be faster and better defined in time and feed-through ofthe master clock to the slave output is avoided.
• connection ofthe clock line 404 limits the ratio ofthe re-clock frequency and the LO frequency (Fclk/FLO) to a minimum of 4.
• the output signal phase accuracy is not sensitive to the duty cycle ofthe clock signal.
• the minimum ratio of Fclk FLO can be decreased to 2. More specifically this can be done by using both phases or edges ofthe clocking signal. For example, all odd numbered flip-flops would be clocked at the positive phase or rising clock edge and all even numbered flip-flops would be clocked at the negative phase or falling edge. The edge or phase that clocks the master latch is considered the edge or phase that clocks the flip- flop. Other configurations could also be used to realize the same minimum ratio of Fclk FLO. This clocking scheme is sensitive to duty cycle.
• Fig. 22 shows an example of a detailed implementation of an edge-triggered double-slave flip- flop using emitter coupled logic (ECL).
• ECL emitter coupled logic
• Other implementations could differ in the type of event that triggers the flip-flop (clock edge, clock level, etc), in the type of technology used (bipolar, BiCMOS, CMOS, GaAS, etc.), or in the type of logic or in any detail ofthe used circuit topology to realize the double-slave flip-flop functionality.
• Fig. 23 shows an embodiment ofthe harmonic suppresion mixer.
• RF input 510 drives all mixers 520.
• Mixer 520 outputs are coupled to switchable gain control 530 with resistors 534 determining the gain and switch 532 selecting which gain determining resistors 534 are connected.
• Switchable filter 540 uses switch 542 to connect capacitors 544, which determine the frequency of one pole ofthe filter.
• Buffer amplifiers 550 drive programmable amplifiers 570, which can be used to set the coefficient value associated with each mixer.
• Switches 560 can be used to isolate mixer signals in configurations where less than all ofthe mixers 520 are used. The switches can also be used to invert polarity ofthe signal.
• Summing node 580 combines all mixer signals into a composite signal. I and Q outputs are the signal components ofthe baseband down converted signal.
• Table 6 shows example options using single and multiple cycles within an LO period and for optimizing VCO range or harmonic suppression.

Landscapes

• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Computer Networks & Wireless Communication (AREA)
• Signal Processing (AREA)
• Superheterodyne Receivers (AREA)
• Noise Elimination (AREA)

Priority Applications (3)

Applications Claiming Priority (4)

Publications (1)

Family

ID=34962098

Family Applications (1)

Country Status (6)

Cited By (19)

Families Citing this family (97)

Citations (4)

Family Cites Families (15)

• 2005
  • 2005-03-11 DE DE602005015942T patent/DE602005015942D1/de not_active Expired - Lifetime
  • 2005-03-11 US US11/078,050 patent/US7519348B2/en active Active
  • 2005-03-11 EP EP09167662A patent/EP2136468B1/en not_active Expired - Lifetime
  • 2005-03-11 WO PCT/US2005/008104 patent/WO2005091493A1/en active Application Filing
  • 2005-03-11 ES ES05725330T patent/ES2330761T3/es not_active Expired - Lifetime
  • 2005-03-11 EP EP05725330A patent/EP1735905B1/en not_active Expired - Lifetime
  • 2005-03-11 AT AT05725330T patent/ATE439699T1/de not_active IP Right Cessation

Patent Citations (4)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events