WO2003103165A1 - 歪補償装置 - Google Patents
歪補償装置 Download PDFInfo
- Publication number
- WO2003103165A1 WO2003103165A1 PCT/JP2002/005371 JP0205371W WO03103165A1 WO 2003103165 A1 WO2003103165 A1 WO 2003103165A1 JP 0205371 W JP0205371 W JP 0205371W WO 03103165 A1 WO03103165 A1 WO 03103165A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- delay
- delay amount
- limit value
- amount
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/36—Modulator circuits; Transmitter circuits
- H04L27/366—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator
- H04L27/367—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion
- H04L27/368—Arrangements for compensating undesirable properties of the transmission path between the modulator and the demodulator using predistortion adaptive predistortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3294—Acting on the real and imaginary components of the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/336—A I/Q, i.e. phase quadrature, modulator or demodulator being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/468—Indexing scheme relating to amplifiers the temperature being sensed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2201/00—Indexing scheme relating to details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements covered by H03F1/00
- H03F2201/32—Indexing scheme relating to modifications of amplifiers to reduce non-linear distortion
- H03F2201/3233—Adaptive predistortion using lookup table, e.g. memory, RAM, ROM, LUT, to generate the predistortion
Definitions
- the present invention relates to a distortion compensation device used in a transmission device for transmitting a signal.
- wireless devices are often required to have low power consumption and small size.
- wireless devices using linear modulation require high linearity in their transmission circuits.
- the final stage of the transmission circuit of a wireless device is usually provided with a ⁇ output amplifier (power amplifier)
- a ⁇ output amplifier power amplifier
- the signal is amplified in the nonlinear region of a high-power amplifier, the efficiency of the amplifier will increase, but good linearity will not be obtained.
- the distortion compensator is used to solve the above problem. That is, in a wireless device equipped with a distortion compensating device, signal distortion generated in the amplifier is compensated by the distortion compensating device while suppressing power consumption by amplifying the signal in the nonlinear region of the high-power amplifier. .
- FIG. 1 is a diagram illustrating the basic operation of the distortion compensation device.
- a digital pre-distortion type distortion compensating apparatus will be described.
- input signal X (t) is processed by processing unit 1 and output as signal Y (t).
- the distortion compensating device detects or estimates distortion generated in the processing unit 1, creates a compensation signal for compensating the distortion, and gives the signal to the signal X (t).
- the difference circuit 11 generates an error signal 23 representing a difference between the reference signal 21 and the feedback signal 22.
- the reference signal 21 is an undistorted signal and is obtained by simply delaying the signal X (t) by a predetermined time.
- the feedback signal 22 is a signal that has been distorted by the processing unit 1. Therefore, the error signal 23 corresponds to the distortion generated in the processing unit 1.
- the distortion compensator 12 includes a table for storing information for creating the compensation signal 24. Further, the distortion compensation signal update unit 13 updates a table provided in the distortion compensation unit 12 based on the error signal 23. Then, the distortion compensating unit 12 creates a compensation signal 24 based on the information extracted from the table using the amplitude or power of the signal X (as a search key.
- the compensation signal 24 is the error signal 2 It is a signal that cancels 3.
- the multiplier 14 multiplies the input signal X (t) by the compensation signal 24. Accordingly, since the distortion generated in the processing unit 1 is compensated by the compensation signal 24, the signal Y (t) is a signal having no distortion (or having a suppressed distortion). become.
- the distortion compensator it is necessary to generate an accurate error signal 23 in order to appropriately compensate for the distortion. Then, in order to obtain an accurate error signal 23, it is necessary to precisely match the timings of the reference signal 21 and the feedback signal 22. Therefore, the digital pre-distortion type distortion compensator usually includes a delay unit 31 and a delay amount control unit 32 as shown in FIG.
- the delay unit 31 delays the feedback signal.
- the delay amount in the delay unit 31 is in accordance with an instruction from the delay amount control unit 32.
- the delay amount control unit 32 calculates a delay amount such that the timings of the reference signal 21 and the feedback signal 22 delayed by the delay unit 31 coincide with each other, and notifies the delay unit 31 of the result. I do.
- a method of adjusting the timing of these signals that is, a method of determining the amount of delay of the feedback signal
- a method using the correlation between the above two signals or an ACLR (Adjacent Channel Leakage Ratio) is used. There are known methods to use.
- the delay amount control unit 32 An incorrect delay amount will be calculated. Then, if an erroneous delay amount is calculated by the delay amount control unit 32, an incorrect error signal 24 is created based on the erroneous delay amount, resulting in distortion. Cannot be compensated for. Or, in some cases, the feedback system may run away, increasing the distortion. When such a situation occurs, the signal of the adjacent channel is adversely affected. Therefore, it is desirable that the distortion compensating device having the above configuration has a protection function for preventing the delay amount calculated by the delay amount control unit 32 from becoming an abnormal value. Disclosure of the invention
- An object of the present invention is to provide a distortion compensating device that can minimize signal distortion even when a failure occurs.
- the distortion compensating device of the present invention is used in a transmitting device that generates and outputs a second signal from a first signal, and a delay unit that delays a feedback signal obtained from the second signal.
- a delay control unit that determines a delay amount of the delay unit such that a timing difference between a reference signal obtained from the first signal and a feedback signal delayed by the delay unit is reduced. Then, the delay control means limits the delay amount to a range not exceeding a predetermined limit value.
- the amount of delay in the delay means is within a range defined by the limit value. Therefore, even when the reference signal or the feedback signal indicates an abnormal value, the feedback system for compensating for the signal distortion does not run away, and the distortion is suppressed to a certain level or less.
- the limit value may be a temperature in the vicinity of a circuit that generates the second signal from the first signal, a period during which the transmission device has been used, or the second signal.
- the determination may be made based on a pattern of one or more carriers used for transmission. According to this configuration, the optimum limit value is set according to the usage environment of the transmission device, and therefore, improvement in the accuracy of distortion compensation is expected.
- FIG. 1 is a diagram illustrating the basic operation of the distortion compensation device.
- FIG. 2 is a diagram illustrating a distortion compensating device including
- FIG. 3 is a diagram illustrating an example of an environment in which the distortion compensation device according to the embodiment of the present invention is used.
- FIG. 4 is a diagram illustrating a configuration of the distortion compensation device of the embodiment.
- FIG. 5 is a diagram illustrating a schematic operation of the delay amount control unit.
- FIG. 6 is a configuration diagram of the delay amount control unit.
- 7A to 7C are diagrams for explaining the operation of the correlator.
- FIG. 8 is a diagram illustrating a relationship between the delay amount and the correlation value.
- FIGS. 9 and 10 are flowcharts showing the basic operation of the delay amount control unit.
- FIG. 11 is a diagram for explaining the limit value.
- FIG. 12A is a diagram schematically showing a table in which the correspondence between the temperature and the limit value of the delay amount is registered.
- FIG. 12B is a diagram schematically showing a table in which a correspondence relationship between a use period (deterioration over time) and a limit value of a delay amount is registered.
- FIG. 13 is a flowchart of a process of determining the delay amount while referring to the temperature.
- FIG. 14 is a flowchart of a process of determining the delay amount while referring to the use period of the transmission device.
- FIG. 15 is a diagram illustrating a configuration of a multicarrier transmission device including a distortion compensation device.
- FIG. 16 is a diagram illustrating a relationship between a carrier pattern and an optimal delay amount.
- FIG. 17 is a diagram showing a relationship between a carrier pattern and a limit value.
- FIG. 18 is a diagram schematically showing a table in which the correspondence between the carrier pattern and the limit value of the delay amount is registered.
- Figure 19 shows the processing flow for determining the amount of delay while referring to the carrier pattern. It is a chart.
- FIG. 20 is a diagram schematically illustrating an example in which the width of the adjustment range of the delay amount is set according to the carrier pattern.
- FIG. 21 is a diagram schematically illustrating an example in which the adjustment range of the delay amount is set according to both the temperature and the carrier pattern.
- FIG. 22 is a flowchart of the process of determining the delay amount while changing the frequency of executing the delay amount adjustment process.
- FIG. 23 is a diagram illustrating the frequency change area.
- FIG. 24 is a flowchart of a process of determining the delay amount while changing the step size in the delay amount adjustment process.
- FIG. 25 is a diagram illustrating a step size change area.
- FIG. 3 is a diagram illustrating an example of an environment in which the distortion compensation device according to the embodiment of the present invention is used.
- base station 40 is a base station of a mobile communication system, and transmits and receives radio signals to and from mobile station 50.
- the base station 40 includes a transmitting device 41 for transmitting a radio signal to the mobile device 50 and a receiving device 42 for receiving a radio signal from the mobile device 50.
- the mobile device 50 is, for example, a mobile phone, and transmits and receives radio signals to and from the base station 40.
- the mobile device 50 includes a transmitting device 51 for transmitting a radio signal to the base station 40 and a receiving device 52 for receiving a radio signal from the base station 40.
- the distortion compensation device of the embodiment is provided in the transmission device 41 or the transmission device 51.
- the distortion compensating device of the present invention does not necessarily need to be provided in the above-described wireless transmitting device, and may be provided in a transmitting device of another aspect.
- FIG. 4 is a diagram illustrating a configuration of the distortion compensation device of the embodiment. Here, it is assumed that this distortion compensating apparatus is used in a transmitting apparatus that modulates and transmits an input signal.
- the input signal is modulated by a quadrature modulator (QMOD) 61 and then converted into an analog signal by a DZA converter (D AC) 62. Subsequently, the analog signal passes through a frequency filter 63, and is then multiplied by a carrier in a multiplier 64. Then, this signal is amplified by the power amplifier (PA) 65 and transmitted via the antenna 66.
- QMOD quadrature modulator
- D AC DZA converter
- PA power amplifier
- the input signal causes distortion when transmitted as described above.
- the distortion mainly generates distortion when amplified by the power amplifier 65.
- a part of the signal amplified by the power amplifier 65 is branched to generate a feedback signal 22.
- the multiplier 71 converts the frequency of the signal by multiplying the signal by a periodic signal having a predetermined frequency (for example, the above-described carrier). Subsequently, the signal passes through a frequency filter 72 and is converted into a digital signal by an A / D converter (AD C) 73. Then, this digital signal is demodulated by a quadrature demodulator (QDEM) 74 and further delayed by a delay unit 31.
- the demodulation method by the quadrature demodulator 74 corresponds to the modulation method by the quadrature modulator 61.
- the output of the delay unit 31 is provided to the difference circuit 11 as a feedback signal 22.
- the feedback signal 22 is generated from a signal obtained by modulating and amplifying the input signal as described above. Therefore, since the orthogonal modulator 61 and the orthogonal demodulator 74 correspond to each other, the feed-pack signal 22 is the same signal as the input signal.
- the feedback signal 22 includes distortion generated in the analog section (mainly, the power amplifier 65) 200. Also, this feedback signal 22 delays the input signal by the processing time of the feedback system. Signal.
- the difference circuit 11 generates an error signal 23 that represents a difference between the reference signal 21 and the feedback signal 22.
- the reference signal 21 is obtained by delaying the input signal by a predetermined time using the fixed delay circuit 75.
- the delay time in the fixed delay circuit 75 is the processing time in the feed-pack system (here, the delay time from the time until the input signal returns to the difference circuit 11 via the analog section 200). This means the time excluding the delay time of Part 31.) A longer time is set.
- the distortion compensating unit 12 and the distortion compensating signal updating unit 13 are as described with reference to FIG. 1, and can be realized by existing technology. That is, the distortion compensator 12 includes a table for storing information for creating the compensation signal 24. Further, the distortion compensation signal updating unit 13 updates a table included in the distortion compensation unit 12 based on the error signal 23. Then, the distortion compensator 12 creates a compensation signal 24 based on the information extracted from the table using the amplitude or power of the input signal as a search key.
- the compensation signal 24 is a signal that cancels the error signal 23.
- the multiplier 14 multiplies the input signal by the compensation signal 24. Therefore, the distortion generated in the analog section 200 (mainly, the power amplifier 65) is compensated for by the compensation signal 24, so that the signal transmitted through the antenna 66 is transmitted. Is a signal without distortion (or distortion suppressed).
- the delay amount control unit 81 1 determines whether the timings of the reference signal 21 and the feedback signal 22 delayed by the delay unit 31 coincide with each other. Calculate the amount of delay (or minimize the timing difference) and notify the delay unit 31 of the result. However, when the reference signal 21 or the feedback signal 22 indicates an abnormal value due to some failure, the delay amount control unit 81 has a function of protecting the transmission device from the failure. Also, the implementation form The distortion compensator of the present embodiment includes a temperature sensor 82 near the power amplifier 65, and the delay amount controller 81 also has a function of determining a delay amount according to the output of the temperature sensor 82. ing.
- FIG. 5 is a diagram showing a schematic operation of the delay amount control unit 81.
- step S1 a delay amount is calculated such that the timings of the reference signal 21 and the feedback signal 22 delayed by the delay unit 31 coincide with each other.
- the amount of delay is calculated by, for example, a method using a correlation between the above two signals or a method using an ACLR (Adjacent Channel Leakage Ratio). Then, an instruction is given to the delay unit 31 based on the calculated delay amount.
- steps S2 and S3 the elapsed time from when the processing in step S1 is executed is measured using a timer.
- the time measured by the timer indicates a cycle at which the process of step S1 is executed.
- the timer is reset in step S4, and the process returns to step S1.
- the process of calculating the amount of delay is periodically executed.
- FIG. 6 is a configuration diagram of the delay amount control unit 81.
- the delay amount control unit 81 includes a correlator 90 for obtaining a correlation between the reference signal 21 and the feed knock signal 22 and a control unit 100. It is also assumed that the reference signal 21 and the feedback signal 22 are composed of an I component signal and a Q component signal, respectively.
- the correlator 90 performs a complex multiplication of the I component signal and the Q component signal of the reference signal 21 and the I component signal and the Q component signal of the feedback signal 22. Then, the signal after the complex multiplication is given to the integrators 91a and 9lb.
- the I component signal and the Q component signal of the feedback signal 22 are each delayed by the delay unit 31.
- the delay unit 31 is composed of the FIR filter 1 1 1 and the shift It consists of registers 1 1 and 2.
- Each of the integrators 91a and 91b accumulates a given signal for a certain period of time.
- the squarers 92a and 92b square the integration results of the integrators 9la and 91b, respectively, and output the result. Then, the outputs of the squarers 92 a and 92 b are added to each other by an adder, and output as a “correlation value” between the reference signal 21 and the feedback signal 22.
- Correlator 90 can be implemented by known techniques. Therefore, a detailed description of the configuration and operation of the correlator 90 will be omitted here. The correlation values will be briefly described with reference to FIGS. 7A to 7C.
- FIG. 7A shows a case where the feedback signal 22 is delayed with respect to the reference signal 21.
- the correlation value is small.
- FIG. 7C shows a case where the feedback signal 22 is advanced with respect to the reference signal 21. In this case, since different data strings “0101 10” and “01 1000” are multiplied, the correlation value becomes small.
- the timings of the reference signal 21 and the feedback signal 22 match each other. Therefore, in this case, since the same data sequence is multiplied, the correlation value becomes large.
- FIG. 8 is a diagram showing the relationship between the amount of delay in the delay unit 31 and the correlation value calculated by the correlator 90.
- the correlation value between the reference signal 21 and the feedback signal 22 increases only when the timings of the pair of signals match each other.
- the timing difference between the reference signal 21 and the feedback signal 22 is adjusted by the amount of delay in the delay unit 31. Therefore, the correlation value is repeatedly calculated while gradually changing the delay amount in the delay unit 31. If you do, you should get the results shown in Figure 8. Then, in this case, the timing at which the correlation value reaches a peak is detected as the timing at which the reference signal 21 and the feedback signal 22 match each other.
- control unit 100 uses the correlation value output from the correlator 90 to calculate a delay amount such that the timings of the reference signal 21 and the feedback signal 22 match each other.
- the delay timing control unit 101 determines a delay amount in accordance with a predetermined algorithm or an instruction from the correlation value comparison processing unit 103, and notifies the delay unit 31 of it. In this case, the delay unit 31 delays the feedback signal according to the given instruction.
- the “delay amount” includes data indicating the shift amount of the shift register 112 and data indicating the TAP coefficient of the Z or FIR filter 111.
- the correlation value storage unit 102 holds the correlation value calculated by the correlator 90. At this time, the “correlation value” is held in association with the “delay amount” instructed from the delay timing control unit 101 to the delay unit 31. Also, the correlation value comparison processing unit 103 reads out a plurality of “correlation values” stored in the correlation value storage unit 102 and gives an instruction to the delay timing control unit 101 based on the comparison result. .
- FIG. 9 and 10 are flowcharts showing the basic operation of the delay amount control section 81.
- the flowchart shown in FIG. 9 shows a process for roughly determining the delay amount
- the flowchart shown in FIG. 10 shows a process for finely adjusting the delay amount determined by the process shown in FIG. ing. Note that the processing shown in FIG. 9 does not necessarily need to be repeatedly executed, and may be executed only during the initial operation.
- the delay amount control unit 81 executes the process of determining the delay amount at predetermined time intervals. That is, in step SI1, the delay When a timer interrupt indicating the timing of adjusting the amount is sent, steps S12 to S18 are executed.
- step S12 updating of the table provided in the distortion compensator 12 is interrupted.
- step S13 the delay unit 31 is notified of the "lower limit" as the delay amount. As a result, the delay unit 31 delays the feedback signal by a time corresponding to the lower limit. Note that this lower limit value is stored in the limit value holding unit 104.
- step S14 a correlation value between reference signal 21 and feedback signal 22 is calculated. Then, the calculated correlation value is stored in the correlation value storage unit 102.
- step S15 and S16 the delay amount is incremented, and it is checked whether or not the incremented delay amount has reached the "upper limit". If the delay amount does not exceed the upper limit value, the process returns to step S14 to calculate a reproduction correlation value.
- step S21 a correlation value is calculated using the current delay amount (the shift amount of the shift register 112 and the TAP coefficient of the FIR filter 111). Then, in step S22, the current delay amount is incremented to calculate a correlation value. Similarly, in step S23, the current delay amount is decremented to calculate a correlation value. The delay amount is incremented / decremented by changing the TAP coefficient of the FIR filter 111.
- the method of changing the TAP coefficient of the FIR filter 111 can adjust the delay amount sufficiently finer than the method of changing the shift amount of the shift register 112.
- step S24 the delay amount at which the largest correlation value among the three correlation values obtained in steps S21 to S23 is obtained is detected. Subsequently, in step S25, it is checked whether or not the detected delay amount exceeds the "limit value".
- the limit value means the upper limit value or the lower limit value described above. That is, “the delay amount exceeds the limit value” means “the delay amount becomes larger than the upper limit value” or “the delay amount becomes smaller than the lower limit value”.
- the delay amount is set in the delay unit 31 in step S26.
- the limit value (upper limit value or lower limit value) is set to the delay unit 31 in step S27. Thereafter, the process of updating the table of the distortion compensator 12 is restarted.
- the limit value is set in the delay unit 31. Therefore, the delay amount set in the delay unit 31 is always a value within the range between the “lower limit value” and the “upper limit value”.
- FIG. 11 is a diagram for explaining the limit value.
- the limit value is composed of an upper limit value and a lower limit value as described above.
- the upper limit and the lower limit may be specified directly, or may be specified by a reference value and a distance (Wl, W 2) from the reference value.
- Wl, W 2 a distance from the reference value.
- the distance W 1 and the distance W 2 may be the same as each other or may be different from each other.
- limits are basically determined before the transmitter is shipped (eg, at a production plant). In this case, these values may be determined by simulation or the like, or may be determined while actually transmitting a signal using the transmitting device.
- the limit value may be determined so that the distortion characteristic (for example, ACLR characteristic) satisfies a predetermined standard.
- the transmitting apparatus can transmit a signal by selecting an arbitrary pattern from a plurality of carrier patterns, the transmitting apparatus transmits a signal using a pattern that uses the widest band among the plurality of patterns.
- the limit value may be determined so that the distortion characteristic satisfies a predetermined standard. The reason is as follows. In other words, in the distortion compensator shown in FIG.
- the timing error between the reference signal 21 and the feedback signal is larger when transmitting a wideband signal than when transmitting a narrowband signal. It tends to cause distortion.
- the accuracy of adjusting the amount of delay is higher than when transmitting a narrowband signal. Therefore, if the limit value of the delay amount is determined assuming the case of transmitting a wideband signal, even if the limit value is applied to the case of transmitting a narrowband signal, the feedback signal Is more reliable.
- the delay amount in the delay unit 31 (the feedback signal 22 is delayed May be fixedly set, but may be dynamically adjusted according to the external environment or the communication environment.
- a method of changing the limit value based on the temperature in the transmission device, the usage period of the transmission device (aging deterioration), and the carrier pattern when the transmission device transmits a signal will be described.
- the signal delay time in the analog section 200 depends on the temperature. Therefore, the time from when the input signal is input to when the feedback signal 22 corresponding to the input signal is supplied to the difference circuit 11 depends on the temperature. Therefore, it is desirable that the limit value of the delay amount in delay section 31 is also adjusted based on the temperature near analog section 200.
- the temperature in the vicinity of the analog section 200 is detected by the temperature sensor 82 and notified to the delay amount control section 81.
- FIG. 12A is a diagram schematically showing a table in which the correspondence between the temperature in the vicinity of the analog opening portion 200 and the limit value of the delay amount is registered.
- this table corresponds to, for example, a limit value holding unit 104 provided in the delay amount control unit 81. It is assumed that the temperature dependency of the signal delay time in the analog section 200 is known. Then, the limit value corresponding to each temperature is created in advance according to the temperature characteristic. However, if the temperature dependence of the signal delay time in the analog section 200 can be expressed by a mathematical formula, the limit value should be calculated from the detected temperature when the temperature near the analog section 200 is detected. You may. In this case, there is no need to create a table in advance.
- FIG. 13 is a flowchart of a process of determining the delay amount while referring to the temperature.
- the basic operation of the process when referring to the temperature is the same as the procedure shown in FIG. 'However, when referring to the temperature, after detecting the delay amount at which the largest correlation value is obtained in step S24, the temperature in the vicinity of the analog section 200 is detected in step S31. Here, this temperature is measured by the temperature sensor 82. Detected. Then, in step S32, limit values (upper limit value and lower limit value) corresponding to the detected temperature are set. At this time, the limit value corresponding to the detected temperature may be extracted from the table shown in FIG. 12A or may be calculated using a predefined mathematical formula. Thereafter, it is determined whether or not the amount of delay detected in step S24 exceeds a limit value. The process of notifying the delay unit 31 of the delay amount determined based on the determination result is as described with reference to FIG.
- FIG. 14 is a flowchart of a process of determining the delay amount while referring to the usage period of the transmission device.
- the operation in this case is basically the same as that described with reference to FIG.
- steps S41 and S42 are executed instead of steps S31 and S32. That is, in step S41, the use period of the transmission device is detected.
- the usage period of the transmission device is measured by, for example, a timer started at the start of use of the transmission device.
- step S42 a limit value corresponding to the detected use period is set.
- the limit value corresponding to the use period of the transmitting device may be extracted from a table as shown in FIG. 12B, or may be calculated using a predefined mathematical formula. You may.
- the aging characteristics of each component (particularly, the analog section 200) in the transmitting apparatus are known.
- FIG. 15 is a diagram illustrating a configuration of a multicarrier transmission device including the distortion compensation device of the embodiment.
- this transmitting device has a capability of multiplexing and transmitting four signals. That is, a baseband signal is input via channels CH1 to CH4. Then, the frequency conversion unit 122 multiplies each baseband signal by a periodic wave having a corresponding frequency ( ⁇ 1 to ⁇ 4); thereby, the baseband signals are different from each other. It will be located in the frequency band. These signals are combined by the combiner 122 and sent to the quadrature modulator (QMOD) 61.
- QMOD quadrature modulator
- the transmitting apparatus shown in FIG. 15 can arrange and multiplex a plurality of input signals in different frequency bands.
- the basic configuration and basic operation of the distortion compensator, the modulation circuit, and the analog section are as described with reference to FIG.
- the frequency bands used will be different accordingly. For example, even when two channels are multiplexed, different frequency bands are used when CH 1 and CH 2 are multiplexed and when CH 3 and CH 4 are multiplexed. become.
- the combination of frequency bands used is referred to as a carrier pattern.
- the optimum value of the delay amount to be set in the delay section 31 is constant regardless of the carrier pattern.
- relatively inexpensive and small components are used as the components that make up the analog section 200. In this case, the frequency dependence of the signal delay in the analog circuit is reduced. Will occur. Therefore, the optimum value of the delay amount to be set in the delay unit 31 changes according to the carrier pattern.
- FIG. 16 is a diagram schematically illustrating a relationship between a carrier pattern of a transmission signal and an optimal delay amount.
- FIG. 16 illustrates Example 1 where only one signal is transmitted, and Example 2 illustrates the case where two or four channels are multiplexed. And in Figure 16, in each case, the higher frequency band The figure shows that the optimum delay amount increases when used.
- the distortion compensation device of the embodiment has a function of changing the limit value of the delay amount according to the carrier pattern.
- FIG. 18 is a diagram schematically showing a table in which the correspondence between the carrier pattern and the limit value of the delay amount is registered.
- this table corresponds to, for example, a limit value holding unit 104 provided in the delay amount control unit 81.
- FIG. 19 is a flowchart of a process of determining a delay amount with reference to a carrier pattern.
- the processing in this case is also basically the same as the procedure shown in FIG. However, when referring to the carrier pattern, steps S51 to S53 are executed before executing steps S12 to S27.
- step S51 the current carrier pattern is confirmed. That is, it is checked which of the channels C H1 to C H4 is being used. It is assumed that information indicating whether or not each channel is used is notified to the delay amount control unit 81 from a higher-level control device (not shown) provided in the transmission device.
- step S82 it is checked whether or not the current carrier pattern has changed from the carrier pattern when the processing of this flowchart was executed last time. If the carrier pattern has changed, the limit values (upper limit value and lower limit value) corresponding to the new carrier pattern are plotted in step S53. 18 Extract from the table shown in 8 and keep it.
- steps S21 to S24 the amount of delay to be set in delay unit 31 is calculated, and the amount of delay is compared with the limit value obtained in steps S51 to S53. If the calculated delay amount does not exceed the above limit value, the delay amount is set as it is in the delay unit 31. If the calculated delay amount exceeds the limit value, the delay amount is set to the calculated delay amount. Instead, the above limit value is set in the delay unit 31.
- the width of the limit value (the adjustment range shown in FIG. 11) may be constant for all carrier patterns as shown in FIG. 17 or may be constant for the carrier pattern as shown in FIG. It may be changed in response. In the latter case, for example, when the bandwidth used for signal transmission is widened, the width of the limit value is reduced, and when the bandwidth used for signal transmission is narrow, the limit value is sometimes used.
- the width may be widened. Specifically, for example, among the five types of carrier patterns shown in Example 2 in Fig. 16, when the pattern is drawn in the center, the width of the limit value is set narrow, and the pattern is drawn on the right or left end. Set a wider limit value when the pattern is strong.
- the limit value of the delay amount may be set in consideration of both the temperature and the carrier pattern.
- Figure 21 shows the limit value range A when the temperature near the power amplifier 65 is 55 degrees, the limit value range B when the temperature is 25 degrees, and the request when the temperature near the freezing point is 5 degrees below freezing.
- the valuation range C is drawn by solid lines, wavy lines, and two-dot chain lines, respectively.
- the distortion compensating apparatus sets a limit value for the delay amount to be notified to the delay unit 31, and sets the reference signal 21 and the feedback signal 22 as a reference value. If the delay calculated using the correlation of (1) exceeds the limit value, it is determined that some kind of failure has occurred, and the limit value is replaced with the delay value instead of the delay amount calculated above. Notify. Therefore, even when the reference signal 21 or the feedback signal 22 has an abnormality, the distortion compensator does not run away, and the distortion generated in the transmission signal is suppressed to a certain value or less.
- the calculated delay amount if the calculated delay amount does not exceed the limit value, the calculated delay amount is notified to the delay unit 31 as it is. However, at this time, even if no failure has actually occurred, the calculated delay amount may temporarily approach the limit value. In this case, it is basically desirable that the calculated delay amount converge to the optimum delay amount within a short time.
- the calculated delay amount is reduced in a short time.
- the function for converging to the optimal delay amount will be described.
- the distortion compensating device described below executes a process of adjusting the delay amount at a predetermined cycle as described with reference to FIG.
- the “predetermined period” is, for example, several minutes to several tens of minutes.
- the delay amount adjustment processing executed every predetermined cycle is realized by, for example, executing the flowcharts illustrated in FIGS. 9 to 10.
- the unit time for incrementing in step S22 or the unit time for decrementing in step S23 is, for example, about several tens of picoseconds during normal operation.
- this unit time corresponds to the magnitude of the change in the delay amount in one delay amount adjustment process, it is hereinafter referred to as “adjustment step size”.
- FIG. 22 is a flowchart of a process of determining the delay amount while changing the frequency of executing the delay amount adjustment process.
- the basic operation of this flowchart is the same as the procedure shown in FIG.
- the procedure for increasing the frequency of executing the delay amount adjustment processing when the delay amount to be notified to the delay unit 31 approaches the limit value, that is, the cycle for executing the delay amount adjustment processing Includes steps to shorten it. Specifically, it is as follows.
- step S61 it is checked whether or not the delay amount notified to the delay unit 31 is within the frequency change area.
- the frequency change area means a predetermined area within an adjustment range defined by a set of limit values and close to each of those limit values. Specifically, the frequency change area is composed of the area from the “+ side frequency threshold” to the “upper limit” and the area from the “one side frequency threshold” to the “lower limit”. .
- the limit value is notified to the delay unit 31. In this case, the delay unit 31 It may be determined that the delay amount notified to is within the frequency change area.
- step S62 the frequency of executing the delay amount adjustment processing shown in steps S21 to S27 is changed. Specifically, the timeout period of the timer described with reference to FIG. 5 is shortened. In this case, for example, the timeout time set to several minutes to several tens of minutes during normal operation is changed to several seconds to several tens of seconds. As a result, the period from when the delay amount adjustment process is performed this time to when the next delay amount adjustment process is performed is shorter than in the normal operation. Therefore, assuming that the calculated fluctuation of the delay amount is temporary, the delay amount to be notified to the delay unit 31 is expected to converge to the optimal delay amount in a short time. .
- Figure 24 shows how the delay amount is adjusted while changing the step size in the delay amount adjustment process. It is a flowchart of a process to determine.
- step S71 it is checked whether or not the delay amount notified to the delay unit 31 is within the step size change area.
- the step size change area is the area from the “+ side step size threshold” to the “upper limit”, and the “one side step size threshold” Up to ".
- the step size threshold value may be the same value as the above-mentioned high frequency value, or may be a different value.
- the adjustment step size is changed in step S72. Specifically, the adjustment step size used in steps S22 and S23 is increased. In this case, for example, the adjustment step size set to about several tens of picoseconds during normal operation is changed to about several hundred picoseconds. As a result, the adjustment step size in the next delay amount adjustment processing becomes larger than that in the normal operation. Therefore, assuming that the calculated variation in the delay amount is temporary, the delay amount to be notified to the delay unit 31 is expected to converge to the optimal delay amount in a short time. I will be waiting.
- the timing of the reference signal and the timing of the feedback signal are matched with each other by adjusting the delay amount of the feedback signal.
- the same effect can be obtained by adjusting the delay amount of the reference signal. It is also possible to get.
- some signals including the signal provided from the distortion compensating unit 12 to the distortion compensating signal updating unit 13 are similarly delayed. Need to be
- the set range of the delay amount is limited by using one set of the limit values (the upper limit and the lower limit).
- the present invention is not limited to this. Also, the present invention can be applied to a configuration in which only one of the upper limit and the lower limit is used.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
- Transmitters (AREA)
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004510128A JP3866746B2 (ja) | 2002-05-31 | 2002-05-31 | 歪補償装置 |
PCT/JP2002/005371 WO2003103165A1 (ja) | 2002-05-31 | 2002-05-31 | 歪補償装置 |
DE60239426T DE60239426D1 (de) | 2002-05-31 | 2002-05-31 | Verzerrungskompensator |
EP02730842A EP1511180B1 (en) | 2002-05-31 | 2002-05-31 | Distortion compensator |
US10/998,283 US7551905B2 (en) | 2002-05-31 | 2004-11-23 | Distortion compensation apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2002/005371 WO2003103165A1 (ja) | 2002-05-31 | 2002-05-31 | 歪補償装置 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/998,283 Continuation US7551905B2 (en) | 2002-05-31 | 2004-11-23 | Distortion compensation apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003103165A1 true WO2003103165A1 (ja) | 2003-12-11 |
Family
ID=29606643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2002/005371 WO2003103165A1 (ja) | 2002-05-31 | 2002-05-31 | 歪補償装置 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1511180B1 (ja) |
JP (1) | JP3866746B2 (ja) |
DE (1) | DE60239426D1 (ja) |
WO (1) | WO2003103165A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006080931A (ja) * | 2004-09-10 | 2006-03-23 | Hitachi Communication Technologies Ltd | 遅延同期ループ回路、ディジタルプリディストーション型送信機、および無線基地局 |
JP2007318537A (ja) * | 2006-05-26 | 2007-12-06 | Fujitsu Ltd | 歪補償装置及び歪補償方法 |
JP2007318298A (ja) * | 2006-05-24 | 2007-12-06 | Stack Denshi Kk | 歪補償回路 |
JP2008205759A (ja) * | 2007-02-20 | 2008-09-04 | Japan Radio Co Ltd | 歪補償装置 |
JPWO2007013177A1 (ja) * | 2005-07-29 | 2009-02-05 | 富士通株式会社 | 遅延調整装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5251565B2 (ja) | 2009-02-05 | 2013-07-31 | 富士通株式会社 | プリディストータ及びその遅延調整方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001189685A (ja) * | 1999-12-28 | 2001-07-10 | Fujitsu Ltd | 歪補償装置 |
US20010051504A1 (en) | 2000-06-06 | 2001-12-13 | Tokuro Kubo | Activation method of communications apparatus with a non-linear distortion compensation device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6590449B2 (en) * | 2000-05-30 | 2003-07-08 | Matsushita Electric Industrial Co., Ltd. | Predistortion circuit, low-distortion power amplifier, and control methods therefor |
JP3590571B2 (ja) * | 2000-08-30 | 2004-11-17 | 株式会社日立国際電気 | 歪補償装置 |
-
2002
- 2002-05-31 JP JP2004510128A patent/JP3866746B2/ja not_active Expired - Fee Related
- 2002-05-31 WO PCT/JP2002/005371 patent/WO2003103165A1/ja active Application Filing
- 2002-05-31 EP EP02730842A patent/EP1511180B1/en not_active Expired - Fee Related
- 2002-05-31 DE DE60239426T patent/DE60239426D1/de not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001189685A (ja) * | 1999-12-28 | 2001-07-10 | Fujitsu Ltd | 歪補償装置 |
US20010051504A1 (en) | 2000-06-06 | 2001-12-13 | Tokuro Kubo | Activation method of communications apparatus with a non-linear distortion compensation device |
JP2001345718A (ja) * | 2000-06-06 | 2001-12-14 | Fujitsu Ltd | 非線形歪補償装置を有する通信装置の起動方法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1511180A4 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006080931A (ja) * | 2004-09-10 | 2006-03-23 | Hitachi Communication Technologies Ltd | 遅延同期ループ回路、ディジタルプリディストーション型送信機、および無線基地局 |
KR101176223B1 (ko) | 2004-09-10 | 2012-08-22 | 가부시키가이샤 히타치세이사쿠쇼 | 지연 동기 루프 회로, 디지털 프리디스토션형 송신기, 및무선 기지국 |
JPWO2007013177A1 (ja) * | 2005-07-29 | 2009-02-05 | 富士通株式会社 | 遅延調整装置 |
CN101228690B (zh) * | 2005-07-29 | 2010-08-18 | 富士通株式会社 | 延迟调整装置 |
JP4664364B2 (ja) * | 2005-07-29 | 2011-04-06 | 富士通株式会社 | 遅延調整装置 |
JP2007318298A (ja) * | 2006-05-24 | 2007-12-06 | Stack Denshi Kk | 歪補償回路 |
JP2007318537A (ja) * | 2006-05-26 | 2007-12-06 | Fujitsu Ltd | 歪補償装置及び歪補償方法 |
JP2008205759A (ja) * | 2007-02-20 | 2008-09-04 | Japan Radio Co Ltd | 歪補償装置 |
Also Published As
Publication number | Publication date |
---|---|
JP3866746B2 (ja) | 2007-01-10 |
DE60239426D1 (de) | 2011-04-21 |
EP1511180A1 (en) | 2005-03-02 |
EP1511180B1 (en) | 2011-03-09 |
EP1511180A4 (en) | 2006-02-15 |
JPWO2003103165A1 (ja) | 2005-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9762184B2 (en) | Envelope tracking system with internal power amplifier characterization | |
JP4637850B2 (ja) | 送信装置、通信機器、及び移動無線機 | |
TWI575866B (zh) | 校正在波封為基追蹤系統中之不變功率放大器負載特性的方法與裝置 | |
US8014735B2 (en) | RF power amplifier controlled by estimated distortion level of output signal of power amplifier | |
US8023587B2 (en) | Device and method for pre-distorting a base-band digital signal | |
KR100740177B1 (ko) | 비선형 엔벨로프 검출기를 이용한 송신기의 미스매치를보상하는 방법 및 장치 | |
US7415250B2 (en) | Distortion compensating amplifier | |
CN111277224A (zh) | 群延迟优化电路和相关装置 | |
US8022763B2 (en) | Amplifier failure detection apparatus | |
JP4617265B2 (ja) | 歪補償装置及び歪補償方法 | |
US20080139141A1 (en) | Method and system for estimating and compensating non-linear distortion in a transmitter using data signal feedback | |
JP2001156868A (ja) | 非線形歪み補償回路及びそれを用いた送信装置並びに移動通信機 | |
JP2007221244A (ja) | 歪補償装置及び歪補償方法 | |
US7551905B2 (en) | Distortion compensation apparatus | |
US9668208B2 (en) | Operating point setting of an amplifier | |
WO2011108057A1 (ja) | ポーラ変調方式を用いた送信回路及び通信機器 | |
JP5136143B2 (ja) | Ofdm信号送信装置 | |
WO2003103165A1 (ja) | 歪補償装置 | |
US7418058B2 (en) | Distortion compensating apparatus and method | |
KR100737747B1 (ko) | 송신기의 미스매치를 보상하는 방법 및 장치 | |
EP1569350B1 (en) | Power limit device and digital radio transmitter using the same | |
JP3969544B2 (ja) | バンド適応型復調のための方法と装置 | |
JP2008098781A (ja) | 通信装置 | |
JP2008109184A (ja) | 増幅器の電源電圧制御方法および装置 | |
JP2003174370A (ja) | 非線形補償回路と基地局装置および送信電力クリップ方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004510128 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002730842 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10998283 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2002730842 Country of ref document: EP |