WO2003028093A3 - Verfahren zur bildung eines soi-substrats, vertikaler transistor und speicherzelle mit vertikalem transistor - Google Patents
Verfahren zur bildung eines soi-substrats, vertikaler transistor und speicherzelle mit vertikalem transistor Download PDFInfo
- Publication number
- WO2003028093A3 WO2003028093A3 PCT/DE2002/003023 DE0203023W WO03028093A3 WO 2003028093 A3 WO2003028093 A3 WO 2003028093A3 DE 0203023 W DE0203023 W DE 0203023W WO 03028093 A3 WO03028093 A3 WO 03028093A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- silicon
- vertical transistor
- memory cell
- generation
- web regions
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
- H10B12/0383—Making the capacitor or connections thereto the capacitor being in a trench in the substrate wherein the transistor is vertical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
- H10B12/0385—Making a connection between the transistor and the capacitor, e.g. buried strap
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02754539A EP1425796A2 (de) | 2001-09-07 | 2002-08-19 | Verfahren zur bildung eines soi-substrats, vertikaler transistor und speicherzelle mit vertikalem transistor |
US10/792,691 US7084043B2 (en) | 2001-09-07 | 2004-03-05 | Method for forming an SOI substrate, vertical transistor and memory cell with vertical transistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10143936A DE10143936A1 (de) | 2001-09-07 | 2001-09-07 | Verfahren zur Bildung eines SOI-Substrats, vertikaler Transistor und Speicherzelle mit vertikalem Transistor |
DE10143936.9 | 2001-09-07 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/792,691 Continuation US7084043B2 (en) | 2001-09-07 | 2004-03-05 | Method for forming an SOI substrate, vertical transistor and memory cell with vertical transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003028093A2 WO2003028093A2 (de) | 2003-04-03 |
WO2003028093A3 true WO2003028093A3 (de) | 2003-08-14 |
Family
ID=7698081
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE2002/003023 WO2003028093A2 (de) | 2001-09-07 | 2002-08-19 | Verfahren zur bildung eines soi-substrats, vertikaler transistor und speicherzelle mit vertikalem transistor |
Country Status (5)
Country | Link |
---|---|
US (1) | US7084043B2 (de) |
EP (1) | EP1425796A2 (de) |
DE (1) | DE10143936A1 (de) |
TW (1) | TW552683B (de) |
WO (1) | WO2003028093A2 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10216614B4 (de) * | 2002-04-15 | 2004-06-17 | Infineon Technologies Ag | Verfahren zur Verstärkung einer dielektrischen Schicht auf einem Halbleitersubstrat an Fehlstellen und Anordnung mit einer verstärkten dielektrischen Schicht |
US6967136B2 (en) * | 2003-08-01 | 2005-11-22 | International Business Machines Corporation | Method and structure for improved trench processing |
US20060151845A1 (en) * | 2005-01-07 | 2006-07-13 | Shrinivas Govindarajan | Method to control interfacial properties for capacitors using a metal flash layer |
US7371645B2 (en) * | 2005-12-30 | 2008-05-13 | Infineon Technologies Ag | Method of manufacturing a field effect transistor device with recessed channel and corner gate device |
US7811896B2 (en) * | 2007-12-11 | 2010-10-12 | Hvvi Semiconductors, Inc. | Semiconductor structure and method of manufacture |
US8716116B2 (en) | 2010-03-10 | 2014-05-06 | Micron Technology, Inc. | Method of forming a DRAM array of devices with vertically integrated recessed access device and digitline |
TWI478341B (zh) * | 2011-10-31 | 2015-03-21 | 茂達電子股份有限公司 | 功率電晶體元件及其製作方法 |
US9761580B1 (en) * | 2016-11-01 | 2017-09-12 | Micron Technology, Inc. | Methods of forming an array comprising pairs of vertically opposed capacitors and arrays comprising pairs of vertically opposed capacitors |
US10014305B2 (en) * | 2016-11-01 | 2018-07-03 | Micron Technology, Inc. | Methods of forming an array comprising pairs of vertically opposed capacitors and arrays comprising pairs of vertically opposed capacitors |
US11562909B2 (en) * | 2020-05-22 | 2023-01-24 | Applied Materials, Inc. | Directional selective junction clean with field polymer protections |
CN112041987B (zh) * | 2020-07-24 | 2023-11-03 | 长江存储科技有限责任公司 | 两步l形选择性外延生长 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4914628A (en) * | 1986-11-19 | 1990-04-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having substrate isolation of a switching transistor and storage capacitor |
EP0501119A2 (de) * | 1991-01-16 | 1992-09-02 | Canon Kabushiki Kaisha | Verfahren zur Herstellung eines Halbleitersubstrats |
US5177576A (en) * | 1990-05-09 | 1993-01-05 | Hitachi, Ltd. | Dynamic random access memory having trench capacitors and vertical transistors |
US5256588A (en) * | 1992-03-23 | 1993-10-26 | Motorola, Inc. | Method for forming a transistor and a capacitor for use in a vertically stacked dynamic random access memory cell |
DE19501838A1 (de) * | 1995-01-21 | 1996-07-25 | Telefunken Microelectron | Verfahren zum Herstellen von SOI-Strukturen |
WO1999025026A1 (de) * | 1997-11-12 | 1999-05-20 | Epcos Ag | Schaltungsstruktur mit mindestens einem kondensator und verfahren zu dessen herstellung |
EP0996145A2 (de) * | 1998-09-04 | 2000-04-26 | Canon Kabushiki Kaisha | Verfahren zur Herstellung von Halbleitersubstraten |
EP1009024A1 (de) * | 1998-12-10 | 2000-06-14 | STMicroelectronics S.r.l. | Herstellungsverfahren für eine SOI-Scheibe |
US6262448B1 (en) * | 1999-04-30 | 2001-07-17 | Infineon Technologies North America Corp. | Memory cell having trench capacitor and vertical, dual-gated transistor |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US201479A (en) * | 1878-03-19 | Improvement in check-row-planter attachments | ||
US5365097A (en) | 1992-10-05 | 1994-11-15 | International Business Machines Corporation | Vertical epitaxial SOI transistor, memory cell and fabrication methods |
US5641694A (en) * | 1994-12-22 | 1997-06-24 | International Business Machines Corporation | Method of fabricating vertical epitaxial SOI transistor |
US5945686A (en) * | 1997-04-28 | 1999-08-31 | Hitachi, Ltd. | Tunneling electronic device |
DE19931097A1 (de) | 1999-07-06 | 2001-01-11 | Gitta Heider | Raum- oder Fensterschmuck |
DE10055711B4 (de) | 2000-11-10 | 2008-04-30 | Qimonda Ag | Verfahren zur Herstellung von Grabenkondensatoren |
DE10111761A1 (de) | 2001-03-12 | 2002-10-02 | Infineon Technologies Ag | Anordnung und Verfahren zum rückseitigen Kontaktieren eines Halbleitersubstrats |
FR2823377B1 (fr) * | 2001-04-06 | 2004-07-16 | St Microelectronics Sa | Ligne conductrice haute frequence sur un circuit integre |
DE10138981B4 (de) * | 2001-08-08 | 2005-09-08 | Infineon Technologies Ag | Verfahren zur Bildung von Siliziumoxid durch elektrochemische Oxidation eines Halbleiter-Substrats mit Vertiefungen |
-
2001
- 2001-09-07 DE DE10143936A patent/DE10143936A1/de not_active Ceased
-
2002
- 2002-08-15 TW TW091118416A patent/TW552683B/zh not_active IP Right Cessation
- 2002-08-19 WO PCT/DE2002/003023 patent/WO2003028093A2/de not_active Application Discontinuation
- 2002-08-19 EP EP02754539A patent/EP1425796A2/de not_active Withdrawn
-
2004
- 2004-03-05 US US10/792,691 patent/US7084043B2/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4914628A (en) * | 1986-11-19 | 1990-04-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having substrate isolation of a switching transistor and storage capacitor |
US5177576A (en) * | 1990-05-09 | 1993-01-05 | Hitachi, Ltd. | Dynamic random access memory having trench capacitors and vertical transistors |
EP0501119A2 (de) * | 1991-01-16 | 1992-09-02 | Canon Kabushiki Kaisha | Verfahren zur Herstellung eines Halbleitersubstrats |
US5256588A (en) * | 1992-03-23 | 1993-10-26 | Motorola, Inc. | Method for forming a transistor and a capacitor for use in a vertically stacked dynamic random access memory cell |
DE19501838A1 (de) * | 1995-01-21 | 1996-07-25 | Telefunken Microelectron | Verfahren zum Herstellen von SOI-Strukturen |
WO1999025026A1 (de) * | 1997-11-12 | 1999-05-20 | Epcos Ag | Schaltungsstruktur mit mindestens einem kondensator und verfahren zu dessen herstellung |
EP0996145A2 (de) * | 1998-09-04 | 2000-04-26 | Canon Kabushiki Kaisha | Verfahren zur Herstellung von Halbleitersubstraten |
EP1009024A1 (de) * | 1998-12-10 | 2000-06-14 | STMicroelectronics S.r.l. | Herstellungsverfahren für eine SOI-Scheibe |
US6262448B1 (en) * | 1999-04-30 | 2001-07-17 | Infineon Technologies North America Corp. | Memory cell having trench capacitor and vertical, dual-gated transistor |
Also Published As
Publication number | Publication date |
---|---|
TW552683B (en) | 2003-09-11 |
DE10143936A1 (de) | 2003-01-09 |
WO2003028093A2 (de) | 2003-04-03 |
EP1425796A2 (de) | 2004-06-09 |
US20040197965A1 (en) | 2004-10-07 |
US7084043B2 (en) | 2006-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10628404B2 (en) | Vertical transistor and method of forming the vertical transistor | |
WO2005076795A3 (en) | Method for forming a semiconductor device with local semiconductor-on- insulator (soi) | |
US6509139B1 (en) | Method of fabricating an integrated optical component | |
EP1211734A4 (de) | Vertikale halbleitervorrichtung und verfahren zu deren herstellung | |
US20070093036A1 (en) | Methods for forming germanium-on-insulator semiconductor structures using a porous layer and semiconductor structures formed by these methods | |
WO2007015951A3 (en) | Semiconductor structures formed on substrates and methods of manufacturing the same | |
WO2003028093A3 (de) | Verfahren zur bildung eines soi-substrats, vertikaler transistor und speicherzelle mit vertikalem transistor | |
IL201926A0 (en) | Semiconductor structure implementing sacrificial material and methods for making and implementing the same | |
EP0908936A3 (de) | Herstellung eines Grabens mit einem flaschenähnlichen Querschnitt | |
WO2005112094A9 (en) | Method for making a semiconductor structure using silicon germanium | |
WO2006009613A3 (en) | Sti formation in semiconductor device including soi and bulk silicon regions | |
EP0867922A3 (de) | Halbleitersubstrat und Verfahren zu dessen Herstellung | |
WO2009149980A3 (de) | Verfahren zur herstellung einer mikromechanischen membranstruktur mit zugang von der substratrückseite | |
ATE490549T1 (de) | Herstellung von gitterabstimmungs- halbleitersubstraten | |
US6916728B2 (en) | Method for forming a semiconductor structure through epitaxial growth | |
WO2004060792A3 (en) | Method of forming semiconductor devices through epitaxy | |
CN106024716A (zh) | 用于纳米线cmos技术的用于多栅极功函数的技术 | |
Current et al. | Atomic-layer cleaving with Si/sub x/Ge/sub y/strain layers for fabrication of Si and Ge-rich SOI device layers | |
WO2005079308A3 (en) | One dimensional nanostructures for vertical heterointegration on a silicon platform and method for making same | |
KR100353174B1 (ko) | 절연체 상 실리콘 기판 제조 방법 | |
KR100596093B1 (ko) | 에스오아이 웨이퍼의 제조 방법 | |
WO2002051742A3 (de) | Mikromechanisches bauelement und entsprechendes herstellungsverfahren | |
CN102815662A (zh) | 一种在半导体衬底中制备腔体的方法 | |
WO2002059937A3 (en) | Process for etching buried cavities within silicon wafers | |
WO2005091339A3 (en) | Method of fabricating a semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FR GB GR IE IT LU MC NL PT SE SK TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002754539 Country of ref document: EP Ref document number: 10792691 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2002754539 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: JP |