WO2001084627A3 - Electronic devices with diffusion barrier and process for making same - Google Patents

Electronic devices with diffusion barrier and process for making same Download PDF

Info

Publication number
WO2001084627A3
WO2001084627A3 PCT/US2001/014225 US0114225W WO0184627A3 WO 2001084627 A3 WO2001084627 A3 WO 2001084627A3 US 0114225 W US0114225 W US 0114225W WO 0184627 A3 WO0184627 A3 WO 0184627A3
Authority
WO
WIPO (PCT)
Prior art keywords
single crystal
diffusion barrier
extremely thin
barrier film
metals
Prior art date
Application number
PCT/US2001/014225
Other languages
French (fr)
Other versions
WO2001084627A2 (en
Inventor
Tak Kin Chu
Francisco Santiago
Kevin A Boulais
Original Assignee
Us Gov Sec Navy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Us Gov Sec Navy filed Critical Us Gov Sec Navy
Publication of WO2001084627A2 publication Critical patent/WO2001084627A2/en
Publication of WO2001084627A3 publication Critical patent/WO2001084627A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76846—Layer combinations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • H01L21/28562—Selective deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28568—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising transition metals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
    • H01L21/76861—Post-treatment or after-treatment not introducing additional chemical elements into the layer
    • H01L21/76864—Thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

An epitaxial barrier material provides not only a unique growth medium for growing single crystal structures of elemental metal thereon, but also provides an effective diffusion barrier (35) at extremely thin thicknesses against migration of atoms from the metallization layer (36) into an adjacent semiconductor substrate (30) or low dielectric insulation layer (53). This invention is particularly advantageous for forming single crystal, transition metal conductor lines, contacts, filled trenches, and/or via plugs, and especially conductor structures based on transition metals of copper, silver, gold, or platinum. These metals are highly attractive for interconnect strategies on account of there respective low resistivity and high reliability characteristics. Processes for making the barrier film in a semiconductor device are also covered. The capability to use copper interconnect strategies coupled with the proviso of an extremely thin barrier film makes possible a significant increase in the component density and a corresponding reduction in the number of layers in large scale integrated circuits, as well as improved performance.
PCT/US2001/014225 2000-05-03 2001-05-02 Electronic devices with diffusion barrier and process for making same WO2001084627A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/563,740 US6465887B1 (en) 2000-05-03 2000-05-03 Electronic devices with diffusion barrier and process for making same
US09/563,740 2000-05-03

Publications (2)

Publication Number Publication Date
WO2001084627A2 WO2001084627A2 (en) 2001-11-08
WO2001084627A3 true WO2001084627A3 (en) 2002-04-11

Family

ID=24251706

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/014225 WO2001084627A2 (en) 2000-05-03 2001-05-02 Electronic devices with diffusion barrier and process for making same

Country Status (2)

Country Link
US (2) US6465887B1 (en)
WO (1) WO2001084627A2 (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6734558B2 (en) * 1998-08-20 2004-05-11 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with barium barrier film and process for making same
US7115991B1 (en) * 2001-10-22 2006-10-03 Lsi Logic Corporation Method for creating barriers for copper diffusion
JP3803631B2 (en) * 2002-11-07 2006-08-02 株式会社東芝 Semiconductor device and manufacturing method thereof
US7534967B2 (en) * 2003-02-25 2009-05-19 University Of North Texas Conductor structures including penetrable materials
US20050070097A1 (en) * 2003-09-29 2005-03-31 International Business Machines Corporation Atomic laminates for diffusion barrier applications
JP2005136335A (en) * 2003-10-31 2005-05-26 Toshiba Corp Semiconductor device and method for manufacturing same
KR100607763B1 (en) * 2004-12-29 2006-08-01 동부일렉트로닉스 주식회사 Method for manufacturing semiconductor device including two-step process of polishing insulating layer
EP1889893B1 (en) * 2006-08-17 2013-03-27 Agfa HealthCare NV Method of manufacturing a radiation image storage panel
US7799679B2 (en) * 2008-06-24 2010-09-21 Intel Corporation Liquid phase molecular self-assembly for barrier deposition and structures formed thereby
US8344513B2 (en) * 2009-03-23 2013-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier for through-silicon via
US8480944B2 (en) * 2010-12-09 2013-07-09 E I Du Pont De Nemours And Company Quaternary chalcogenide wafers
TWI507569B (en) * 2013-08-30 2015-11-11 Univ Nat Chiao Tung Cu single crystal, manufacturing method thereof and substrate comprising the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5629236A (en) * 1994-07-26 1997-05-13 Kabushiki Kaisha Toshiba Method of manufacture of semiconductor device
WO2000011721A1 (en) * 1998-08-20 2000-03-02 The Government Of The United States Of America, Represented By The Secretary Of The Navy Electronic devices with barrier film and process for making same

Family Cites Families (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US528012A (en) * 1894-10-23 Clutch-coupling
US3642526A (en) 1969-03-06 1972-02-15 Hitachi Ltd Semiconductor surface barrier diode of schottky type and method of making same
US3784402A (en) 1969-05-02 1974-01-08 Texas Instruments Inc Chemical vapor deposition coatings on titanium
US4368098A (en) 1969-10-01 1983-01-11 Rockwell International Corporation Epitaxial composite and method of making
US4291327A (en) 1978-08-28 1981-09-22 Bell Telephone Laboratories, Incorporated MOS Devices
US4692993A (en) 1978-12-05 1987-09-15 Clark Marion D Schottky barrier charge coupled device (CCD) manufacture
US4983535A (en) 1981-10-15 1991-01-08 Siliconix Incorporated Vertical DMOS transistor fabrication process
US4550331A (en) 1983-07-29 1985-10-29 Rockwell International Corporation Multilayer modulation doped heterostructure charge coupled device
CA1270931A (en) 1984-06-15 1990-06-26 Jun Takada Heat-resistant thin film photoelectric converter with diffusion blocking layer
US4996584A (en) 1985-01-31 1991-02-26 Gould, Inc. Thin-film electrical connections for integrated circuits
US4847666A (en) 1987-12-17 1989-07-11 General Motors Corporation Hot electron transistors
CA1336567C (en) 1988-02-03 1995-08-08 Franz Joseph Himpsel Epitaxy of high t_ superconductors on silicon
JPH02143531A (en) 1988-11-25 1990-06-01 Hitachi Ltd Semiconductor device
US4915746A (en) 1988-08-15 1990-04-10 Welsch Gerhard E Method of forming high temperature barriers in structural metals to make such metals creep resistant at high homologous temperatures
JPH0748503B2 (en) 1988-11-29 1995-05-24 三菱電機株式会社 Method for manufacturing field effect transistor
US5221853A (en) 1989-01-06 1993-06-22 International Business Machines Corporation MOSFET with a refractory metal film, a silicide film and a nitride film formed on and in contact with a source, drain and gate region
US5084417A (en) 1989-01-06 1992-01-28 International Business Machines Corporation Method for selective deposition of refractory metals on silicon substrates and device formed thereby
JPH02266569A (en) 1989-04-06 1990-10-31 Fuji Electric Co Ltd Field-effect transistor
US5232872A (en) 1989-05-09 1993-08-03 Fujitsu Limited Method for manufacturing semiconductor device
JP2680468B2 (en) * 1989-07-01 1997-11-19 株式会社東芝 Semiconductor device and method of manufacturing semiconductor device
JPH0464226A (en) 1990-07-04 1992-02-28 Tadahiro Omi Electronic device having metallic fluoride film
US5225561A (en) 1990-07-06 1993-07-06 Advanced Technology Materials, Inc. Source reagent compounds for MOCVD of refractory films containing group IIA elements
US5280012A (en) 1990-07-06 1994-01-18 Advanced Technology Materials Inc. Method of forming a superconducting oxide layer by MOCVD
US5453494A (en) 1990-07-06 1995-09-26 Advanced Technology Materials, Inc. Metal complex source reagents for MOCVD
US5151168A (en) 1990-09-24 1992-09-29 Micron Technology, Inc. Process for metallizing integrated circuits with electrolytically-deposited copper
US5135808A (en) 1990-09-27 1992-08-04 Diamonex, Incorporated Abrasion wear resistant coated substrate product
US5124762A (en) 1990-12-31 1992-06-23 Honeywell Inc. Gaas heterostructure metal-insulator-semiconductor integrated circuit technology
US5225031A (en) 1991-04-10 1993-07-06 Martin Marietta Energy Systems, Inc. Process for depositing an oxide epitaxially onto a silicon substrate and structures prepared with the process
US5482003A (en) 1991-04-10 1996-01-09 Martin Marietta Energy Systems, Inc. Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process
US5248633A (en) 1991-09-30 1993-09-28 International Business Machines Corporation Methods for forming epitaxial self-aligned calcium silicide contacts and structures
JP3251625B2 (en) 1992-02-24 2002-01-28 ローム株式会社 Field effect transistor
US5529640A (en) 1993-06-21 1996-06-25 Texas Instruments Incorporated Epitaxial metal-insulator-metal-semiconductor structures
JP3332456B2 (en) * 1992-03-24 2002-10-07 株式会社東芝 Semiconductor device manufacturing method and semiconductor device
US5400739A (en) 1992-10-09 1995-03-28 Texas Instruments Incorporated Method for controlling thin film growth of compound semiconductors using mass spectrometer detectors
JP3124641B2 (en) 1992-11-18 2001-01-15 三洋電機株式会社 Superconducting device
US5387459A (en) * 1992-12-17 1995-02-07 Eastman Kodak Company Multilayer structure having an epitaxial metal electrode
JPH06310509A (en) 1993-04-22 1994-11-04 Kawasaki Steel Corp Wiring structure of semiconductor integrated circuit
US5391517A (en) 1993-09-13 1995-02-21 Motorola Inc. Process for forming copper interconnect structure
US5453399A (en) 1993-10-06 1995-09-26 Texas Instruments Incorporated Method of making semiconductor-on-insulator structure
WO1995032525A1 (en) 1994-05-19 1995-11-30 The Government Of The United States Of America, Represented By The Secretary Of The Navy BaF2/GaAs ELECTRONIC COMPONENTS
US5690737A (en) 1994-05-19 1997-11-25 The United States Of America As Represented By The Secretary Of The Navy Process for forming epitaxial BaF2 on GaAs
US5435264A (en) 1994-05-19 1995-07-25 The United States Of America As Represented By The Secretary Of The Navy Process for forming epitaxial BaF2 on GaAs
EP0720418B1 (en) 1994-07-04 2002-01-23 Nippon Hoso Kyokai Manufacturing method for ternary compound films
US5622893A (en) 1994-08-01 1997-04-22 Texas Instruments Incorporated Method of forming conductive noble-metal-insulator-alloy barrier layer for high-dielectric-constant material electrodes
KR0144085B1 (en) 1994-12-05 1998-08-17 김주용 Method for forming metal circuit of semiconductor device
KR0172772B1 (en) 1995-05-17 1999-03-30 김주용 Method of forming ruo2 film of semiconductor equipment
US6120844A (en) 1995-11-21 2000-09-19 Applied Materials, Inc. Deposition film orientation and reflectivity improvement using a self-aligning ultra-thin layer
US5773359A (en) 1995-12-26 1998-06-30 Motorola, Inc. Interconnect system and method of fabrication
US5824599A (en) 1996-01-16 1998-10-20 Cornell Research Foundation, Inc. Protected encapsulation of catalytic layer for electroless copper interconnect
US6077774A (en) * 1996-03-29 2000-06-20 Texas Instruments Incorporated Method of forming ultra-thin and conformal diffusion barriers encapsulating copper
US5824590A (en) 1996-07-23 1998-10-20 Micron Technology, Inc. Method for oxidation and crystallization of ferroelectric material
US5677572A (en) 1996-07-29 1997-10-14 Eastman Kodak Company Bilayer electrode on a n-type semiconductor
IL119330A (en) 1996-09-30 2000-08-31 Artiecos Ltd Chair
US5695810A (en) 1996-11-20 1997-12-09 Cornell Research Foundation, Inc. Use of cobalt tungsten phosphide as a barrier material for copper metallization
US5933753A (en) * 1996-12-16 1999-08-03 International Business Machines Corporation Open-bottomed via liner structure and method for fabricating same
US6537905B1 (en) 1996-12-30 2003-03-25 Applied Materials, Inc. Fully planarized dual damascene metallization using copper line interconnect and selective CVD aluminum plug
US5770517A (en) 1997-03-21 1998-06-23 Advanced Micro Devices, Inc. Semiconductor fabrication employing copper plug formation within a contact area
US5930669A (en) * 1997-04-03 1999-07-27 International Business Machines Corporation Continuous highly conductive metal wiring structures and method for fabricating the same
US6139905A (en) 1997-04-11 2000-10-31 Applied Materials, Inc. Integrated CVD/PVD Al planarization using ultra-thin nucleation layers
US6069068A (en) 1997-05-30 2000-05-30 International Business Machines Corporation Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity
US5920080A (en) 1997-06-23 1999-07-06 Fed Corporation Emissive display using organic light emitting diodes
US5968847A (en) 1998-03-13 1999-10-19 Applied Materials, Inc. Process for copper etch back
US5965810A (en) 1998-05-01 1999-10-12 Baroid Technology, Inc. Method for determining sedimentary rock pore pressure caused by effective stress unloading
US6144050A (en) 1998-08-20 2000-11-07 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with strontium barrier film and process for making same
US6077775A (en) 1998-08-20 2000-06-20 The United States Of America As Represented By The Secretary Of The Navy Process for making a semiconductor device with barrier film formation using a metal halide and products thereof
US6734558B2 (en) * 1998-08-20 2004-05-11 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with barium barrier film and process for making same
US6720654B2 (en) * 1998-08-20 2004-04-13 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with cesium barrier film and process for making same
US6291876B1 (en) * 1998-08-20 2001-09-18 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with composite atomic barrier film and process for making same
US6188134B1 (en) * 1998-08-20 2001-02-13 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with rubidium barrier film and process for making same
WO2000011731A1 (en) 1998-08-21 2000-03-02 Eveready Battery Company, Inc. Battery having printed label

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5629236A (en) * 1994-07-26 1997-05-13 Kabushiki Kaisha Toshiba Method of manufacture of semiconductor device
WO2000011721A1 (en) * 1998-08-20 2000-03-02 The Government Of The United States Of America, Represented By The Secretary Of The Navy Electronic devices with barrier film and process for making same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
VISPUTE R D ET AL: "EPITAXIAL TIN BASED CONTACTS FOR SILICON DEVICES", JOURNAL OF ELECTRONIC MATERIALS, WARRENDALE, PA, US, vol. 25, no. 11, November 1996 (1996-11-01), pages 1740 - 1747, XP000972778 *

Also Published As

Publication number Publication date
WO2001084627A2 (en) 2001-11-08
US20020025675A1 (en) 2002-02-28
US6881669B2 (en) 2005-04-19
US6465887B1 (en) 2002-10-15

Similar Documents

Publication Publication Date Title
US6037248A (en) Method of fabricating integrated circuit wiring with low RC time delay
US6713875B2 (en) Barrier layer associated with a conductor layer in damascene structures
US7411300B2 (en) Agglomeration control using early transition metal alloys
KR970077206A (en) Method for forming wiring of semiconductor device
WO2003017359A1 (en) Semiconductor device and production method therefor, and plating solution
KR960019591A (en) Semiconductor device and method for forming same
TW344101B (en) High aspect ratio low resistivity lines/vias by surface diffusion
WO2002078082A3 (en) Electronic structure
WO2001084627A3 (en) Electronic devices with diffusion barrier and process for making same
KR950034564A (en) Mechanochemical Polishing Method of Semiconductor Devices
KR920018843A (en) Method and Structure of Self-Mating Contact Formation
US8053894B2 (en) Surface treatment of metal interconnect lines
WO2002054484A3 (en) Metal ion diffusion barrier layers
US4718977A (en) Process for forming semiconductor device having multi-thickness metallization
KR100546209B1 (en) Copper wiring formation method of semiconductor device
US7105928B2 (en) Copper wiring with high temperature superconductor (HTS) layer
CN1360346B (en) Electronic structure and forming method thereof
WO2003052798A3 (en) Method for improving electromigration performance of metallization features through multiple depositions of binary alloys
KR100283110B1 (en) Metal wiring formation method of semiconductor device
KR970005684B1 (en) Wiring method in semiconductor manufacturing
JPH10125785A (en) Method of forming wiring of semiconductor integrated circuit
KR100861306B1 (en) Line of semiconductor device and method for manufacturing the same
KR100195330B1 (en) Semiconductor ic wire and forming method
JPH03262125A (en) Semiconductor device
KR100428878B1 (en) Method of forming void free metal line of semiconductor device improving em and sm characteristics

Legal Events

Date Code Title Description
AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

122 Ep: pct application non-entry in european phase