WO2000077827A3 - Niederinduktives halbleiterbauelement - Google Patents

Niederinduktives halbleiterbauelement Download PDF

Info

Publication number
WO2000077827A3
WO2000077827A3 PCT/DE2000/001254 DE0001254W WO0077827A3 WO 2000077827 A3 WO2000077827 A3 WO 2000077827A3 DE 0001254 W DE0001254 W DE 0001254W WO 0077827 A3 WO0077827 A3 WO 0077827A3
Authority
WO
WIPO (PCT)
Prior art keywords
load
switching elements
semiconductor component
current
connecting elements
Prior art date
Application number
PCT/DE2000/001254
Other languages
English (en)
French (fr)
Other versions
WO2000077827A2 (de
Inventor
Martin Hierholzer
Original Assignee
Eupec Gmbh & Co Kg
Martin Hierholzer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Eupec Gmbh & Co Kg, Martin Hierholzer filed Critical Eupec Gmbh & Co Kg
Priority to JP2001503209A priority Critical patent/JP3675403B2/ja
Priority to EP00934918A priority patent/EP1186041A2/de
Publication of WO2000077827A2 publication Critical patent/WO2000077827A2/de
Publication of WO2000077827A3 publication Critical patent/WO2000077827A3/de
Priority to US10/023,189 priority patent/US6809411B2/en

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance

Abstract

Es wird ein Halbleiterbauelement vorgeschlagen, das ein Gehäuse, eine Trägerplatte, zumindest ein Keramiksubstrat, das zumindest an seiner Oberseite mit einer Metallisierung (10) versehen ist und zumindest zwei Schaltelemente aufweist, vorgeschlagen. Die Schaltelemente sind auf der Oberseite des Keramiksubstrats elektrisch leitend angeordnet und verfügen jeweils über Laststromanschlüsse und einen Steueranschluß. Erfindungsgemäß verfügt das Halbleiterbauelement über mehrere externe Laststromanschlußelemente, die auf einer ersten Seite und einer zweiten, der ersten gegenüberliegenden Seite angeordnet sind. Die Laststromanschlüsse der Schaltelemente sind über Zuführungen elektrisch mit den externen Laststromanschlußelementen verbunden, die ein erstes und ein zweites Versorgungspotential aufweisen können. Jeweils zwei Schaltelemente sind derart benachbart angeordnet, daß sich die jeweiligen Zuführungen annähernd parallel zu zwei zugeordneten Laststromanschlußelementen hin erstrecken, wobei die zwei benachbarten Laststromanschlußelemente unterschiedliche Polarität aufweisen. Hierdurch wird eine Kompensation der Magnetfelder erzielt.
PCT/DE2000/001254 1999-06-15 2000-04-20 Niederinduktives halbleiterbauelement WO2000077827A2 (de)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001503209A JP3675403B2 (ja) 1999-06-15 2000-04-20 半導体素子およびその使用方法
EP00934918A EP1186041A2 (de) 1999-06-15 2000-04-20 Niederinduktives halbleiterbauelement
US10/023,189 US6809411B2 (en) 1999-06-15 2001-12-17 Low-inductance semiconductor components

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19927285A DE19927285C2 (de) 1999-06-15 1999-06-15 Niederinduktives Halbleiterbauelement
DE19927285.9 1999-06-15

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/023,189 Continuation US6809411B2 (en) 1999-06-15 2001-12-17 Low-inductance semiconductor components

Publications (2)

Publication Number Publication Date
WO2000077827A2 WO2000077827A2 (de) 2000-12-21
WO2000077827A3 true WO2000077827A3 (de) 2001-04-19

Family

ID=7911315

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/DE2000/001254 WO2000077827A2 (de) 1999-06-15 2000-04-20 Niederinduktives halbleiterbauelement

Country Status (6)

Country Link
US (1) US6809411B2 (de)
EP (1) EP1186041A2 (de)
JP (1) JP3675403B2 (de)
KR (1) KR100458425B1 (de)
DE (1) DE19927285C2 (de)
WO (1) WO2000077827A2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10109344C1 (de) * 2001-02-27 2002-10-10 Siemens Ag Schaltungsanordnung mit Halbbrücken
JP3748075B2 (ja) * 2002-08-30 2006-02-22 セイコーエプソン株式会社 電子モジュール及びその製造方法並びに電子機器
DE102005036116B4 (de) * 2005-08-01 2012-03-22 Infineon Technologies Ag Leistungshalbleitermodul
DE102006004031B3 (de) * 2006-01-27 2007-03-08 Infineon Technologies Ag Leistungshalbleitermodul mit Halbbrückenkonfiguration
DE102006012781B4 (de) 2006-03-17 2016-06-16 Infineon Technologies Ag Multichip-Modul mit verbessertem Systemträger und Verfahren zu seiner Herstellung
DE102007013186B4 (de) 2007-03-15 2020-07-02 Infineon Technologies Ag Halbleitermodul mit Halbleiterchips und Verfahren zur Herstellung desselben
US7791208B2 (en) 2007-09-27 2010-09-07 Infineon Technologies Ag Power semiconductor arrangement
US8461623B2 (en) 2008-07-10 2013-06-11 Mitsubishi Electric Corporation Power semiconductor module
DE102014219998B4 (de) 2014-10-02 2020-09-24 Vitesco Technologies GmbH Leistungsmodul, Leistungsmodulgruppe, Leistungsendstufe sowie Antriebssystem mit einer Leistungsendstufe

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0558226A2 (de) * 1992-02-25 1993-09-01 AT&T Corp. Ausgleichschaltung zum Reduzieren des induktiven Rauschens äusserlicher Chipverbindungen
US5617293A (en) * 1994-11-07 1997-04-01 Siemens Aktiengesellschaft Bridge module

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4038488A (en) * 1975-05-12 1977-07-26 Cambridge Memories, Inc. Multilayer ceramic multi-chip, dual in-line packaging assembly
US4809135A (en) * 1986-08-04 1989-02-28 General Electric Company Chip carrier and method of fabrication
JPS6393126A (ja) * 1986-10-08 1988-04-23 Fuji Electric Co Ltd 半導体装置
JPH088269B2 (ja) * 1986-10-22 1996-01-29 シーメンス、アクチエンゲゼルシヤフト 半導体デバイス
US5089877A (en) * 1990-06-06 1992-02-18 Sgs-Thomson Microelectronics, Inc. Zero power ic module
EP0645810A4 (de) * 1993-04-06 1997-04-16 Tokuyama Corp Packung für halbleiterchip.
DE19645636C1 (de) * 1996-11-06 1998-03-12 Telefunken Microelectron Leistungsmodul zur Ansteuerung von Elektromotoren
DE29900370U1 (de) * 1999-01-12 1999-04-08 Eupec Gmbh & Co Kg Leistungshalbleitermodul mit Deckel

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0558226A2 (de) * 1992-02-25 1993-09-01 AT&T Corp. Ausgleichschaltung zum Reduzieren des induktiven Rauschens äusserlicher Chipverbindungen
US5617293A (en) * 1994-11-07 1997-04-01 Siemens Aktiengesellschaft Bridge module

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
RAINAL A J: "ELIMINATING INDUCTIVE NOISE OF EXTERNAL CHIP INTERCONNECTIONS", IEEE JOURNAL OF SOLID-STATE CIRCUITS,US,IEEE INC. NEW YORK, vol. 29, no. 2, 1 February 1994 (1994-02-01), pages 126 - 129, XP000443204, ISSN: 0018-9200 *

Also Published As

Publication number Publication date
JP2003502834A (ja) 2003-01-21
US6809411B2 (en) 2004-10-26
EP1186041A2 (de) 2002-03-13
US20020089046A1 (en) 2002-07-11
KR100458425B1 (ko) 2004-11-26
JP3675403B2 (ja) 2005-07-27
WO2000077827A2 (de) 2000-12-21
KR20020021127A (ko) 2002-03-18
DE19927285A1 (de) 2000-12-28
DE19927285C2 (de) 2003-05-22

Similar Documents

Publication Publication Date Title
WO2002058152A3 (en) Electronic circuit device and method for manufacturing the same
EP0838855A3 (de) Halbleitermodul
KR970063781A (ko) 파워 반도체모듈
AU8731291A (en) Semiconductor chip assemblies, methods of making same and components for same
BR9712107A (pt) Módulo de chip e processo para a fabricação de um módulo de chip.
EP1170796A3 (de) Hochfrequenzsubstrate mit angepasster Verbindungsstruktur
US5892275A (en) High performance power and ground edge connect IC package
US4949220A (en) Hybrid IC with heat sink
EP0952545A4 (de) Ic-karte
US6885097B2 (en) Semiconductor device
WO2000077827A3 (de) Niederinduktives halbleiterbauelement
WO2002061774A3 (en) Low inductance chip with center via contact
US7164201B2 (en) Semiconductor module with scalable construction
EP1324646A3 (de) Überbrückungs-Chipbauteil und Montierungsanordnung dafür
CN1316606C (zh) 半导体器件
JP4444335B2 (ja) 電力半導体装置
KR20010020780A (ko) 반도체 장치
AU611446B2 (en) Improved vlsi package having multiple power planes
US8039959B2 (en) Microelectronic connection component
WO2002089208A3 (de) Anordnung mit mindestens zwei unterschiedlichen elektronischen halbleiterschaltungen
US5744861A (en) Power semiconductor module
WO2001016876A3 (de) Chipkarte und verfahren zur herstellung einer chipkarte
JPH0966689A (ja) Icカード
US6927969B2 (en) Circuit arrangement
JPS629654A (ja) 集積回路装置実装パツケ−ジ

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR US

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR US

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 2000934918

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2001 503209

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020017016143

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 10023189

Country of ref document: US

WWP Wipo information: published in national office

Ref document number: 2000934918

Country of ref document: EP