WO2000076280A1 - Diseño de patterns de componentes electronicos sobre una capa de cobre de 400 micras en los circuitos impresos - Google Patents
Diseño de patterns de componentes electronicos sobre una capa de cobre de 400 micras en los circuitos impresos Download PDFInfo
- Publication number
- WO2000076280A1 WO2000076280A1 PCT/ES2000/000151 ES0000151W WO0076280A1 WO 2000076280 A1 WO2000076280 A1 WO 2000076280A1 ES 0000151 W ES0000151 W ES 0000151W WO 0076280 A1 WO0076280 A1 WO 0076280A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- width
- copper
- electronic components
- microns
- printed circuits
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
- H05K3/305—Affixing by adhesive
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0263—High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/098—Special shape of the cross-section of conductors, e.g. very thick plated conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09881—Coating only between conductors, i.e. flush with the conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the invention relates to a widening of the contact areas arranged in the printed circuits and of their conductive areas to receive the conductive parts of the electronic components which are desired to be incorporated into said printed circuit.
- the printed circuits as it is already known are formed by a substrate of dielectric material, on which the corresponding tracks of conductive material, such as copper, aluminum or similar are printed, on said printed circuit the corresponding electronic components are subsequently incorporated that the circuit needs to serve the entrusted purposes, for this purpose and between the tracks of conductive material adherent material is deposited, which allows the electronic components to be supported in it previously attached to the copper to be able to enter the welding process by wave without them falling before being welded, which is produced by the ends of the conductive parts, thus ending the process of incorporating said components in the printed circuits.
- conductive material such as copper, aluminum or similar
- This process which can be considered as conventional, is the one used in the electronics industry and does not present any special difficulty when working with printed circuits of up to 105 microns of copper in the conductive tracks, but when trying to do the same operation in said circuits Printed with conductive layers of more than 105 microns thick of copper, this same operation becomes almost impossible to perform with current production systems and techniques.
- Figure nQ 1 is a schematic elevation front view of a printed circuit board (10) with a copper track (12) smaller than 105 microns on which an electronic component (13) must be incorporated, depositing between the copper tracks ( 12) an adhesive (14).
- Figure nQ 2 is a view analogous to that of figure nQ 1, but at a later time, that is, when the electronic component (13) is incorporated into the copper track (12) and is in solidarity therewith with the The aid of the adhesive (14) is subsequently welded by conventional methods and deposited the welding material, such as tin or the like (15), said electronic component (13) being incorporated mechanically and electrically to the printed circuit board (10 ).
- Figure nQ 3 is a front elevation schematic view analogous to that of Figure nQ 1, but when the copper or conductive material instead of being height h j is height h 2 .
- Figure nQ 4 is a front elevation view analogous to that of Figure nQ 3, in which the conductive part (12) has widened in a magnitude (to 2 -a ⁇ ), so that when desired incorporate an electronic component (13) the adhesive (14) does not spill over the entire conductive part.
- Figure nQ 5 is a front elevation view analogous to that of Figure nQ 3, but at a later time when the electronic component (13) has been duly supported and welded to the copper track (12) thicker than 105 honeys and height h 2 .
- pads have been designed, that is, areas for inking or receiving a layer of adhesive of greater surface area, so that if in a conventional component it was a ⁇ with the new design it is a 2 , see figure nQ 5, that is to say greater than 1 and as a consequence the adhesive can be deposited directly in this area of the conductive layer or copper track (12) so that the electronic component (13) is joined to later receive the weld (15) by the conventional methods
- the invention is embodied in an increase in the width of the pads of the major electronic components (13) capable of allowing the deposition of the drops of adhesive on the conductive layer (12) and thus saving the difference.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001501616A JP2003501821A (ja) | 1999-06-08 | 2000-04-26 | プリント回路の400ミクロン層上の電子部品パターンの設計 |
EP00920757A EP1137330A1 (en) | 1999-06-08 | 2000-04-26 | Pattern design for electronic components on a 400 micron copper layer in printed circuits |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES009901256A ES2154593B1 (es) | 1999-06-08 | 1999-06-08 | Diseño de componentes electronicos sobre una capa de cobre de 400 micras en circuitos impresos. |
ESP9901256 | 1999-06-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000076280A1 true WO2000076280A1 (es) | 2000-12-14 |
Family
ID=8308746
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/ES2000/000151 WO2000076280A1 (es) | 1999-06-08 | 2000-04-26 | Diseño de patterns de componentes electronicos sobre una capa de cobre de 400 micras en los circuitos impresos |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1137330A1 (es) |
JP (1) | JP2003501821A (es) |
ES (1) | ES2154593B1 (es) |
WO (1) | WO2000076280A1 (es) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3328342A1 (de) * | 1983-07-01 | 1985-01-03 | Robert Bosch Gmbh, 7000 Stuttgart | Verfahren zum einloeten von chipbauelementen auf leiterplatten |
JPS62134194A (ja) * | 1985-12-04 | 1987-06-17 | Mitsubishi Electric Corp | クリ−ムはんだ |
EP0509262A2 (en) * | 1991-03-26 | 1992-10-21 | The Furukawa Electric Co., Ltd. | Solder-coated printed circuit board and method of manufacturing the same |
US5271548A (en) * | 1991-08-14 | 1993-12-21 | Siemens Aktiengesellschaft | Method for applying solder to and mounting components on printed circuit boards |
US5363277A (en) * | 1991-12-20 | 1994-11-08 | Rohm Co., Ltd. | Structure and method for mounting semiconductor device |
EP0821408A2 (en) * | 1996-07-25 | 1998-01-28 | Sharp Kabushiki Kaisha | A structure of mounting a semiconductor element onto a substrate and a mounting method thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5177134A (en) * | 1990-12-03 | 1993-01-05 | Motorola, Inc. | Tacking agent |
SE502224C2 (sv) * | 1994-01-14 | 1995-09-18 | Xicon Ab | Mönsterkort med särskilt utformade anslutningsöar |
CA2200122C (en) * | 1996-04-18 | 2001-10-30 | Lucent Technologies, Inc. | Uni-pad surface mount component package |
SE508138C2 (sv) * | 1996-12-20 | 1998-08-31 | Ericsson Telefon Ab L M | Metod och anordning för anslutning av elektrisk komponent till kretskort |
-
1999
- 1999-06-08 ES ES009901256A patent/ES2154593B1/es not_active Expired - Fee Related
-
2000
- 2000-04-26 WO PCT/ES2000/000151 patent/WO2000076280A1/es not_active Application Discontinuation
- 2000-04-26 JP JP2001501616A patent/JP2003501821A/ja not_active Withdrawn
- 2000-04-26 EP EP00920757A patent/EP1137330A1/en not_active Withdrawn
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3328342A1 (de) * | 1983-07-01 | 1985-01-03 | Robert Bosch Gmbh, 7000 Stuttgart | Verfahren zum einloeten von chipbauelementen auf leiterplatten |
JPS62134194A (ja) * | 1985-12-04 | 1987-06-17 | Mitsubishi Electric Corp | クリ−ムはんだ |
EP0509262A2 (en) * | 1991-03-26 | 1992-10-21 | The Furukawa Electric Co., Ltd. | Solder-coated printed circuit board and method of manufacturing the same |
US5271548A (en) * | 1991-08-14 | 1993-12-21 | Siemens Aktiengesellschaft | Method for applying solder to and mounting components on printed circuit boards |
US5363277A (en) * | 1991-12-20 | 1994-11-08 | Rohm Co., Ltd. | Structure and method for mounting semiconductor device |
EP0821408A2 (en) * | 1996-07-25 | 1998-01-28 | Sharp Kabushiki Kaisha | A structure of mounting a semiconductor element onto a substrate and a mounting method thereof |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN * |
Also Published As
Publication number | Publication date |
---|---|
JP2003501821A (ja) | 2003-01-14 |
EP1137330A1 (en) | 2001-09-26 |
ES2154593B1 (es) | 2001-10-16 |
ES2154593A1 (es) | 2001-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9660368B2 (en) | High performance surface mount electrical interconnect | |
ES2377316T3 (es) | Tarjeta de circuito impreso de una o múltiples capas con lengüetas de ruptura alargadas y procedimiento de fabricación de la misma | |
US6181544B1 (en) | Ceramic electronic component | |
KR970024132A (ko) | 회로장치와 그 제조방법(circuit device and method of fabricating same) | |
JP2019071427A (ja) | 位置安定的はんだ付け方法 | |
CN101267710B (zh) | 印刷电路板单元和印刷线路板 | |
JP5182448B2 (ja) | 部品内蔵基板 | |
WO2007030694A3 (en) | Packaging configurations for vertical electronic devices using conductive traces disposed on laminated board layers | |
JP2009016451A (ja) | 配線回路基板と電子部品との接続構造 | |
TW200621112A (en) | Film carrier tape for mounting electronic devices thereon and flexible substrate | |
US11271145B2 (en) | Light emitting device | |
US20140138138A1 (en) | Printed circuit board having electronic component embedded therein | |
JPH05183252A (ja) | 宇宙飛行電子技術用の llccc素子の接続部 | |
ES2348803T3 (es) | Conjunto de mã“dulos de semiconductores de potencia y dispositivo para la colocaciã“n y procedimiento de tratamiento de la superficie de dichos mã“dulos de semiconductores de potencia. | |
WO2000076280A1 (es) | Diseño de patterns de componentes electronicos sobre una capa de cobre de 400 micras en los circuitos impresos | |
US20110094788A1 (en) | Printed circuit board with insulating areas | |
EP1992207A1 (en) | Multi-layer package structure and fabrication method thereof | |
US5083237A (en) | Electronic parts and electronic device incorporating the same | |
JP2570336B2 (ja) | ハイブリッド集積回路装置 | |
JP2014197619A (ja) | プリント配線板および該プリント配線板を使用した実装基板の製造方法 | |
JP5608034B2 (ja) | プリント配線板への実装部品の実装方法 | |
JPH02106087A (ja) | 混成集積回路装置 | |
ES1254079U (es) | Circuito impreso | |
JP2007150201A (ja) | チップ抵抗器 | |
KR20180032995A (ko) | 비아 패드를 갖는 연성 회로 기판 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2000920757 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2000920757 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2000920757 Country of ref document: EP |