Classifications

• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K3/00—Apparatus or processes for manufacturing printed circuits
  • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
  • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
  • H05K3/321—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by conductive adhesives
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
  • H05K13/04—Mounting of components, e.g. of leadless components
  • H05K13/046—Surface mounting
  • H05K13/0469—Surface mounting by applying a glue or viscous material
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10621—Components characterised by their electrical contacts
  • H05K2201/10674—Flip chip
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10621—Components characterised by their electrical contacts
  • H05K2201/10734—Ball grid array [BGA]; Bump grid array
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10954—Other details of electrical connections
  • H05K2201/10977—Encapsulated connections
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10954—Other details of electrical connections
  • H05K2201/10984—Component carrying a connection agent, e.g. solder, adhesive
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10954—Other details of electrical connections
  • H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
  • H05K2203/03—Metal processing
  • H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K3/00—Apparatus or processes for manufacturing printed circuits
  • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
  • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
  • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
  • H05K3/341—Surface mounted components
  • H05K3/3431—Leadless components
  • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/01—Manufacture or treatment
  • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
  • H10W72/01215—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps forming coatings
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/01—Manufacture or treatment
  • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
  • H10W72/01221—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition
  • H10W72/01225—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition in solid form, e.g. by using a powder or by stud bumping
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/072—Connecting or disconnecting of bump connectors
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/071—Connecting or disconnecting
  • H10W72/072—Connecting or disconnecting of bump connectors
  • H10W72/07231—Techniques
  • H10W72/07237—Techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/221—Structures or relative sizes
  • H10W72/222—Multilayered bumps, e.g. a coating on top and side surfaces of a bump core
  • H10W72/223—Multilayered bumps, e.g. a coating on top and side surfaces of a bump core characterised by the structure of the outermost layers, e.g. multilayered coatings
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/241—Dispositions, e.g. layouts
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/241—Dispositions, e.g. layouts
  • H10W72/245—Dispositions, e.g. layouts of outermost layers of multilayered bumps, e.g. bump coating being only on a part of a bump core
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/251—Materials
  • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/251—Materials
  • H10W72/255—Materials of outermost layers of multilayered bumps, e.g. material of a coating
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/261—Functions other than electrical connecting
  • H10W72/263—Providing mechanical bonding or support, e.g. dummy bumps
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/261—Functions other than electrical connecting
  • H10W72/267—Multiple bump connectors having different functions
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
  • H10W72/29—Bond pads specially adapted therefor
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/90—Bond pads, in general
  • H10W72/941—Dispositions of bond pads
  • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W72/00—Interconnections or connectors in packages
  • H10W72/90—Bond pads, in general
  • H10W72/951—Materials of bond pads
  • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W74/00—Encapsulations, e.g. protective coatings
  • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
  • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W90/00—Package configurations
  • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
  • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
  • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Definitions

• the present invention relates to a contact arrangement for connecting two substrates according to the preamble of claim 1 and a substrate arrangement produced using such a contact arrangement according to the preamble of claim 4 and a method for producing such a contact arrangement according to claim 5.
• the present invention is based on the object of proposing a contact arrangement using elevated contact metallizations for the connection of two substrates, in which the spacing function of the contact metallizations is not impaired by the connection process.
• Spacer metallization to the second substrate is an electrically conductive
• the spacing metallization only serves to form a spacer which is defined in terms of its height and which enables an electrically conductive contact between the substrates.
• the mechanical holding forces required to secure the conductive electrical contact are not formed by a cohesive connection between the material of the spacer or by formation of surface forces due to wetting, as is the case with the known remelting, but rather by an arrangement in between an adhesive mass.
• this adhesive composition is designed to be electrically conductive, for example by adding electrically conductive particles.
• the contact arrangement according to the invention makes it possible to arrange the volume and / or shape of the material volume used for the formation of the spacing metallization in such a way that it appears suitable for achieving the pure spacing function without being influenced by a subsequent melting process.
• the spacing metallization is formed from a solder material, in addition to the spacing function, it is also advantageously possible to benefit from the plastic deformation behavior of the solder material for the reduction of stresses between the substrates, which are generally thermal.
• connection surface of the first substrate If an intermediate metallization is advantageously provided between the connection surface of the first substrate and the spacing metallization, it is possible to choose materials to form the spacing metallization that cannot be contacted directly with the connection surface of the first substrate.
• the use of an alloy containing nickel and gold to form the intermediate metallization offers the advantageous one Possibility of using a conventional solder material, such as a lead / tin alloy, to form the spacer metal layer, the direct contact of which would result in inadequate mechanical holding forces on an aluminum connection surface of the first substrate.
• a conventional solder material such as a lead / tin alloy
• the contact arrangements are formed in part between connection surfaces of the first substrate and connection surfaces in the second substrate, and in another part between
• Pads of the first substrate and electrically inactive surface areas of the second substrate are formed.
• the contact arrangements assigned to the electrically inactive surface areas serve as pure spacers and have no electrical function.
• the substrate arrangement according to the invention thus offers the advantage of being able to use all of the connection surfaces of the first substrate for forming spacing metallizations without the connection surfaces of the first substrate having to be assigned a connection surface of the second substrate.
• mechanical support or the formation of a spacer is also possible in regions of the second substrate in which no connection surfaces are provided and which are accordingly electrically inactive.
• the method according to the invention enables a mechanical connection to be established between the two substrates, regardless of whether each contact surface of the first substrate is on the contact surface of the a corresponding pad is assigned to the second substrate or not. If there is no assignment of a corresponding connection area on the contact surface of the second substrate, an at least mechanical connection can be made to the contact surface of the second substrate in the same way as when contacting two opposite connection areas.
• the pads are provided with an intermediate metallization before the solder material is applied to the pads, it is also possible to use those solder materials for the formation of the spacer metallizations with which there is otherwise insufficient wetting of the pad surface for the formation of adhesive forces between the pads and the spacer metallizations it is possible.
• the electrically conductive adhesive material can be applied either to the spacer metal coatings of the first substrate or to the contact areas or surface areas of the second substrate provided for contacting the spacer metal coatings. You can use an application device that - in the case of Application of the adhesive material to the spacer metallizations - can be designed to be movable relative to the spacer metallizations.
• Such an application can be carried out, for example, using a movable dispensing device for adhesive material, with which adhesive points can be applied to the spacing metallizations.
• the application can also be carried out by transferring a surface wetted with adhesive material, for example the tip of an application needle.
• the adhesive volume can be such that a uniform surface is available for the immersion process of all spacer metallizations, or that individual volumes of the adhesive material are provided which are assigned to each spacer metallization.
• immersion is to be understood here to mean a process in which, by handling the first substrate and carrying out a relative movement with respect to the adhesive volume or volumes, wetting at least a portion of the surface of the Spacer metallization is done with the adhesive material.
• the adhesive composition can take place, for example, in a template application process or by means of screen printing.
• the first substrate that is to say, for example, the chip
• a flexible second substrate that is to say, for example, a substrate with a film carrier.
• the filling material filled in the space between the two substrates serves not only to support or stiffen the substrate arrangement, but also to produce a mechanical holding bond between the two substrates, it is possible to use only temporarily effective adhesive material or adhesive material for the conductive adhesive material , which has only low, if necessary releasable adhesion forces, as is the case, for example, with so-called pressure-sensitive adhesives, which are used to produce temporary adhesive bonds that are easily detachable.
• 1 shows a contact arrangement between a chip and a coil substrate for forming a transponder
• 2 shows a substrate arrangement consisting of a chip and a chip carrier for producing a chip module
• 3 to 5 show a method for producing the substrate arrangement shown in FIG. 2;
• FIGS. 3 to 5 a variation of the method shown in FIGS. 3 to 5 for producing the substrate arrangement shown in FIG. 2.
• FIG. 1 shows the formation of a contact arrangement 10 in the case of a substrate arrangement formed from a chip 11 and a coil substrate 12 to form a transponder 13.
• Such transponders 13 are used for contactless data transmission and have the chip 11 and the essential functional elements the antenna coil 14 formed on the coil substrate 12.
• the antenna coil 14 is formed in the present case as a wire coil with coil wire ends 15, which are each connected via a contact arrangement 10 to an associated chip pad 16, both electrically conductive and mechanically holding.
• contact ends of etched or printed coils can be contacted in the above manner. Only one of a plurality of contact arrangements 10 is shown in FIG. 1.
• the chip 11 has further test connections 17, of which only one test connection 17 is shown in FIG. 1 and which is used for the electrical check of the chip 11 before contacting serve the antenna coil 14 and which after contacting the chip 1 1 with the antenna coil 14 no longer has a function.
• the contact arrangement 10 between the chip connection area 16 and the coil wire end 15 is constructed from three components, namely an intermediate metallization 18, a spacing metallization 19 and a conductive adhesive mass 20.
• an intermediate metallization 18 a spacing metallization 19 and a conductive adhesive mass 20.
• a spacing metallization 19 a conductive adhesive mass 20.
• Chips 1 1 applied intermediate metallization 18 uses an alloy containing nickel and gold, which can be adhered to the chip pad 16 in an electroless metal deposition process, for example.
• the spacing metallization 19 is formed from a conventional solder alloy, for example a low-melting lead / tin alloy.
• both the electrically conductive contacting of the spacer metallization 19 with the coil wire end 15 and the mechanical connection between the spacer metallization 19 and the coil wire end 15 takes place via the adhesive compound 20.
• the electrical connection is made in the adhesive compound 20 contained electrically conductive particles and the mechanical connection via the adhesive forces effective in the adhesive mass.
• FIG. 1 also shows that, due to the combination of the adhesive mass 20 with the spacer metallization 19, a mechanically holding, electrically conductive connection between the spacer metallization 19 and the coil wire end 15 without influencing the spacer metallization 19 designed in the present case as a ball is made possible.
• a distance a made possible by the spacing metallization 19 between a contact surface 21 of the chip 11 and a contact surface 22 of the coil substrate 12 formed in the present case by the surface of the coil wire end 15 can essentially be equated with the diameter d of the spherically shaped spacing metallization 19.
• This simplified assumption can be assumed in the present case, since the intermediate metallization 18, as will be explained in more detail below, only serves to form a surface 24 that can be wetted with the solder material 23 used to produce the spacer metallization 19.
• FIG. 2 shows a substrate arrangement in the form of a chip module 25 with a chip 26 and a chip carrier 27.
• the chip carrier 27 is provided with a conductor track structure (not shown here) which starts out of chip contacts 28 of the chip carrier 27 on a Ch 'iputtonseite 33, which serve to make contact with the chip terminals 29 of the chip 26, a
• Chip carrier 27 allows.
• the chip module 25 has a total of six contact arrangements 10 which, as already described above with reference to FIG. 1, consist of three components, namely the intermediate metallization 18, the spacing metallization 19 and the adhesive composition 20 , are built.
• the contact arrangements 10 extending between the chip connections 29 of the chip 26 and the chip contacts 28 of the chip carrier 27 are used both for establishing an electrically conductive connection and for establishing a connection that mechanically holds the chip module 25 together.
• the contact arrangements 10 extending between the test connections 3 1 of the chip 26 and electrically inactive surface areas 32 of the chip contact surface 33 of the chip carrier 27 serve only to establish a mechanical connection that holds the chip module 25 together.

Landscapes

• Engineering & Computer Science (AREA)
• Manufacturing & Machinery (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Electric Connection Of Electric Components To Printed Circuits (AREA)
• Wire Bonding (AREA)
• Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Priority Applications (3)

Applications Claiming Priority (4)

Related Child Applications (2)

Publications (1)

Family

ID=26038985

Family Applications (1)

Country Status (3)

Cited By (3)

Citations (4)

• 1998
  • 1998-07-23 EP EP98945031A patent/EP1002452B1/de not_active Expired - Lifetime
  • 1998-07-23 JP JP2000506809A patent/JP2003509833A/ja active Pending
  • 1998-07-23 WO PCT/DE1998/002067 patent/WO1999008498A1/de not_active Ceased

Patent Citations (4)

Also Published As

Similar Documents

Legal Events