Classifications

• • G—PHYSICS
  • G05—CONTROLLING; REGULATING
  • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
  • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
  • G05F1/10—Regulating voltage or current
  • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
  • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
  • G05F1/565—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices sensing a condition of the system or its load in addition to means responsive to deviations in the output of the system, e.g. current, voltage, power factor
• • G—PHYSICS
  • G05—CONTROLLING; REGULATING
  • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
  • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
  • G05F1/10—Regulating voltage or current
  • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
  • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
  • G05F1/575—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices characterised by the feedback circuit

Definitions

• the invention relates to a regulator device, and in particular to a regulator device with a Darlington structure with low residual voltage for regulators with a very low voltage drop.
• Controllers serve to stabilize a setpoint, for example an output voltage or an output current.
• An actuator which is usually a (power) semiconductor component in the form of a transistor, is influenced by a manipulated variable which can be seen from the difference between an actual value, e.g. a certain fraction of the output voltage or current, and the setpoint, e.g. in the form of a reference voltage.
• continuous controllers can be designed as series or series controllers or as parallel controllers.
• Series controllers are used much more frequently in practice than parallel controllers. With series control or series stabilization, the actuator lies in series with the load, while with parallel control or parallel stabilization it lies in parallel with the load.
• Parallel controllers have a lower efficiency than series controllers, since they also consume full power when idle.
• Another disadvantage of parallel regulators compared to series regulators is that the transistor used as an actuator must absorb the full output voltage.
• Fig. 1 shows the basic structure of a conventional continuous series controller.
• the controller has an input I and an output Q.
• a first controllable semiconductor component T1 as an actuator switched in the form of a pnp transistor
• the emitter El is connected to the input I and the collector Cl to the output Q.
• the control or base connection B1 of the semiconductor component T1 is connected to the collector C2 of a second semiconductor component T2.
• the second semiconductor component T2 is complementary to the first semiconductor component T1 and is designed as an npn transistor.
• the emitter E2 of the second semiconductor component T2 is connected to ground M.
• the control or base connection B2 of the second semiconductor component T2 is connected to the output of a comparison circuit in the form of an operational amplifier Op, which compares a setpoint reference voltage Vref present at a first input (+) with an actual value voltage which is between a Resistor R1 and a resistor R2 of a voltage divider is tapped.
• a comparison circuit in the form of an operational amplifier Op, which compares a setpoint reference voltage Vref present at a first input (+) with an actual value voltage which is between a Resistor R1 and a resistor R2 of a voltage divider is tapped.
• the comparison circuit comparing the feedback actual value with the target value, ie the reference voltage present at the second input (+), and outputs a corresponding control signal to the control connection B2 of the second semiconductor component T2.
• the second semiconductor component T2 serves as a driver and, depending on the difference signal at the two inputs of the comparison circuit Op, amplifies the control current at the control or base connection of the first semiconductor component T1.
• VQ Vref * (Rl + R2) / R2
• a pnp transistor is used as the first semiconductor component.
• This is usually constructed as a lateral pnp transistor, that is to say as a bipolar transistor, in which the emitter, base and collector are arranged horizontally or laterally and the effect current flows from the emitter to the collector in the lateral direction along the surface of a substrate.
• Such lateral pnp transistors are usually manufactured using a double ISO PNP technology DOPL.
• the lateral pnp transistors have a relatively low current gain, which has the consequence that the control current of the first semiconductor component T1 serving as an actuator causes high power losses, in particular at high input voltages.
• the poor efficiency and the associated high power losses make it necessary to provide such controllers for cooling with power housings.
• the necessary power housings are expensive and require considerable space, which prevents miniaturization of the regulator circuit.
• a disadvantage of using vertical pnp transistors is that a Most intensive process is necessary, which is about 20-30% more expensive than the manufacturing process for lateral pnp transistors.
• vertical pnp transistors are considerably more sensitive to environmental influences, for example ESD influences, and less robust than lateral pnp transistors.
• the controller device defined in claim 1, that is to say by a controller device having a first controllable semiconductor component which has an input connection connected to the controller input, an output connection connected to the controller output and a control connection; a second semiconductor component connected to the control connection of the first semiconductor component and having an input connection, an output connection and a control connection; a comparison device which has a first input, a second input and an output connected to the control connection of the second semiconductor component; wherein a reference voltage can be applied to the first input and the second input is connected to the controller output; and a driver device which, when a predetermined threshold value is exceeded by an input signal present at the controller input, partially derives the current from the control connection of the first semiconductor component to the controller output.
• the invention is based on the idea of operating the first semiconductor component as a Darlington structure from a predetermined limit voltage or threshold voltage present at the regulator input, and thus the current amplification and the efficiency the controller significantly.
• the driver device has a current mirror circuit. This has the particular advantage that the current gain is limited to values at which the control loop operates stably.
• the current mirror circuit has a third and a fourth controllable semiconductor component, the first main connections of which are connected to one another and to the control connection of the first semiconductor component and the control connections of which are connected to one another, the second main connection of the third semiconductor component being connected to the controller output and the second main connection of the fourth semiconductor component is connected to the one main connection of the second semiconductor component.
• an inverse current blocking device is connected between the output connection of the first controllable semiconductor component and the current mirror circuit.
• the inverse current blocking device is designed as a diode. This offers the particular advantage of easy integration with the other semiconductor structures.
• the connected control connections of the current mirror circuit are connected to the control connection of the first semiconductor component and to the one main connection of the second semiconductor component.
• a resistor or an active current source is connected between the connected control connections of the current mirror circuit and the control connection of the first semiconductor component.
• a resistor or an active current source is connected between the control connection of the first semiconductor component and the regulator input.
• the first semiconductor component is a lateral pnp transistor.
• the two semiconductor components of the current mirror circuit are designed as pnp transistors and the second semiconductor component as an npn transistor.
• the comparison device is a differential amplifier.
• the differential amplifier is an operational amplifier.
• the first input of the comparison device is connected to the controller output via a voltage divider.
• the reference voltage is adjustable.
• Figure 1 shows the structure of a conventional continuous serial controller.
• FIG. 3 shows the power losses of the known continuous serial controller according to FIG. 1 and the controller according to the invention as a function of the voltage present at the controller input.
• the controller has a controller input 1 and a controller output 2.
• a controllable semiconductor component 3 is connected between the controller input 1 and the controller output 2.
• the first controllable semiconductor component 3 shown in FIG. 2 is a bipolar lateral pnp transistor.
• the first semiconductor component 3 has an input connection 4, which is connected to the controller input 1, and an output connection 5, which is connected to the controller output 2.
• the semiconductor component 3 is controlled by a control connection 6.
• the control connection 6 is the base connection
• the input connection 4 is the emitter and the output connection is the collector of this pnp transistor 3.
• a driver circuit 40 in the form of a current mirror circuit 7 is connected to the control connection 6 of the second semiconductor component 3 and is formed by a third controllable semiconductor component 8 and a fourth controllable semiconductor component 12.
• the third semiconductor component 8 has a control connection 9, an input connection 10 and an output connection 11.
• the fourth semiconductor component 12 has a control connection 13, an input connection 14 and an output connection 15.
• the control connections 9, 13 of the third semiconductor component 8 and of the fourth semiconductor component 12 are connected to one another at a node 16.
• the third and fourth semiconductor components 8, 12 are each formed by a pnp transistor.
• the control connections 9, 13 each form the base connections, the input connections 10, 14 each the emitter connections and the output connections 11, 15 each the collector connections of the pnp transistors 8, 12.
• the control connection 6 of the first semiconductor component 3 is connected to the controller input 1 and the input connection 4 of the first semiconductor component 3 via a resistor or an active current source 17.
• the control connection 6 is also connected via a resistor or an active current source 18 to the node 16 and directly to the input connections 10, 14 of the third and fourth semiconductor components 8, 12 of the current mirror circuit 7.
• the output connection 11 is connected to an inverse current blocking device 19, which is designed as a diode.
• the anode of the diode 19 is connected to the output terminal 11, ie the collector of the third semiconductor component 8, and the cathode of the diode 19 is connected to the output terminal 5, ie the collector of the lateral pnp transistor 3, and to the regulator output 2.
• the inverse current blocking device 19 prevents the third semiconductor component 8 from operating inversely with low or negative input voltages at controller input 1 and enables switching from Darlington operation of the controller to normal operation.
• the output terminal 15 of the fourth semiconductor component 12 and the node 16 of the current mirror circuit 7 are connected to the input terminal 21 of the second semiconductor component 20.
• the second semiconductor component 20 has a control connection 22 and an output connection 23.
• the second semiconductor component 20 is designed as a bipolar npn transistor and is complementary to the first semiconductor component 3.
• the input terminal 21 is formed by the collector, the control terminal 22 by the base and the output terminal 23 by the emitter of the bipolar npn transistor.
• the output terminal 23 is grounded.
• the input terminal 22 of the second semiconductor component 20 is connected via a drive line 24 to the output 26 of a comparison circuit 25, which is formed by an operational amplifier.
• the comparison circuit 25 has a first non-inverting input 27 (+) and a second inverting input 28 (-), a reference voltage Vref being present at the first input 27 and the second input 28 being connected via a feedback line 29 to a tapping node 31 of a voltage divider 30 is.
• the tap node 31 lies between two resistors 32, 33 connected in series, the voltage divider resistor 33 being connected between the tap node 31 and ground and the voltage divider resistor 32 being arranged between the tap point 31 and the controller output 2.
• the voltage divider 30 feeds back part of the voltage present at the controller output 2 via the feedback line 29 to the second input 28 of the comparison circuit 25.
• the comparison circuit 25 which is designed as a differential amplifier, compares the feedback actual voltage value with a reference or reference applied to the first input 27. Target voltage value and controls the control connection 22 of the second semiconductor component 20 as a function of the voltage difference between the inputs 27, 28 via the control line 24.
• the second semiconductor component 20 works as a current amplifier or driver and controls the base current at the control connection 6 of the first semiconductor component 3 as a function of the voltage difference between the reference voltage Vref and the tapped and fed-back output voltage of the regulator.
• the current mirror circuit 7 generates a constant current from a reference current and limits the current gain to values at which the control loop operates stably.
• the input voltage Vi present at the controller input 1 exceeds a predetermined threshold value or a predetermined limit voltage Vg, part of the current present at the control connection 6 of the first semiconductor component is directly turned on by the driver device 40 arranged between the first semiconductor component 3 and the second semiconductor component 20 Controller output 2 directed.
• the first semiconductor component 3 switches from normal operation to Darlington operation and, together with the third semiconductor component 8, forms a Darlington circuit consisting of two transistors. This increases the total current gain.
• the power loss Pv in the second controllable semiconductor component 20 is considerably reduced in the case of input voltages which are above the limit voltage Vg, in comparison to a conventional regulator according to the prior art. In this way, the need for a complex and space-consuming cooling device or for a power housing on the controller according to the invention is eliminated.
• Fig. 3 shows the power loss curve of a conventional controller and a controller according to the invention in comparison.
• the power loss Pv which is determined by the product of the input voltage Vi and the current strength at the control terminal 6 of the lateral pnp transistor in FIG. 3 or of the transistor Tl in FIG. 1, increases with the conventional regulator (I) with increasing input voltage Vi linear on.
• the controller (II) according to the invention the power loss also increases linearly up to a limit voltage Vg.
• the limit voltage Vg is reached, the controller according to the invention switches from normal operation to Darlington operation, the required base current and thus the power loss initially decrease sharply and increase linearly with a further increase in input voltage Vi but with a smaller gradient than in the conventional controller.
• the bipolar transistors shown in FIG. 2 can be replaced by field effect transistors or other controllable semiconductor components.
• the structure of the controller can be complementary to the structure shown in FIG. 2, ie the first, third and fourth semiconductor components 3, 8, 12 are formed by npn transistors and the second semiconductor component 20 by an npn transistor.
• the reference voltage Vref is Ren embodiment adjustable.
• the driver circuit 40 is not limited to a current mirror circuit, but can be formed by any suitable active or passive driver circuit.

Landscapes

• Engineering & Computer Science (AREA)
• Physics & Mathematics (AREA)
• Electromagnetism (AREA)
• General Physics & Mathematics (AREA)
• Radar, Positioning & Navigation (AREA)
• Automation & Control Theory (AREA)
• Continuous-Control Power Sources That Use Transistors (AREA)
• Amplifiers (AREA)
• Bipolar Integrated Circuits (AREA)
• Electronic Switches (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Related Child Applications (1)

Publications (1)

Family

ID=7832894

Family Applications (1)

Country Status (4)

Cited By (1)

Families Citing this family (3)

Citations (4)

• 1998
  • 1998-05-25 JP JP50353199A patent/JP3425961B2/ja not_active Expired - Lifetime
  • 1998-05-25 WO PCT/DE1998/001420 patent/WO1998058302A1/de active IP Right Grant
  • 1998-05-25 EP EP98934784A patent/EP0990199B1/de not_active Expired - Lifetime
  • 1998-05-25 DE DE59802077T patent/DE59802077D1/de not_active Expired - Lifetime

Patent Citations (4)

Also Published As

Similar Documents

Legal Events