US8455369B2 - Trench embedding method - Google Patents

Trench embedding method Download PDF

Info

Publication number
US8455369B2
US8455369B2 US13/334,352 US201113334352A US8455369B2 US 8455369 B2 US8455369 B2 US 8455369B2 US 201113334352 A US201113334352 A US 201113334352A US 8455369 B2 US8455369 B2 US 8455369B2
Authority
US
United States
Prior art keywords
film
trench
silicon
oxidization
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US13/334,352
Other versions
US20120164842A1 (en
Inventor
Masahisa Watanabe
Mitsuhiro Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Assigned to TOKYO ELECTRON LIMITED reassignment TOKYO ELECTRON LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WATANABE, MASAHISA, OKADA, MITSUHIRO
Publication of US20120164842A1 publication Critical patent/US20120164842A1/en
Application granted granted Critical
Publication of US8455369B2 publication Critical patent/US8455369B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76227Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials the dielectric materials being obtained by full chemical transformation of non-dielectric materials, such as polycristalline silicon, metals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components

Definitions

  • the present invention relates to a trench embedding method and a film-forming apparatus.
  • STI shallow trench isolation
  • An STI is a device isolation area for dividing active areas of a semiconductor device, and is formed by forming a minute trench on a silicon substrate and embedding an insulating material into the minute trench.
  • an SOD spin-on dielectric
  • an inorganic polymer mainly including PHPS perhydropolysilazane: SiH 2 NH
  • PHPS perhydropolysilazane: SiH 2 NH
  • SiO 2 silicon oxide
  • PHPS contracts when changed into silicon oxide.
  • a gap is generated on a minute trench on which PHPS is changed into silicon oxide.
  • an expandable film is formed on a minute trench and then PHPS is embedded into the minute trench in prediction of contraction of PHPS.
  • Such an expandable film may be a silicon (Si) film.
  • a silicon film is expanded by being changed into a silicon oxide film, and thus contraction of PHPS is offset, thereby preventing a gap from being generated on a minute trench.
  • Patent Reference 1 a process of changing a silicon film into a silicon oxide film, that is, an oxidization process, is disclosed. For this, before a silicon film is formed, a film serving as an oxidation barrier through which oxygen may hardly pass is formed on a minute trench so that a silicon substrate may not be oxidized due to oxidization reaching the silicon substrate.
  • a film serving as an oxidization barrier is a silicon nitride film (Si 3 N 4 ).
  • the present invention is made in view of the above-described problems, and provides a trench embedding method that allows an expandable film and a film serving as an oxidization barrier to be formed on a trench even if the trench is further miniaturized, and a film-forming apparatus capable of performing the trench embedding method.
  • a trench embedding method includes: forming an oxidization barrier film on a trench formed on a semiconductor substrate; forming an expandable film on the oxidization barrier film; embedding an embedding material that contracts by being fired on the trench where the oxidization barrier film and the expandable film are formed; and firing the embedding material, wherein the forming of the oxidization barrier film includes: forming a first seed layer on the trench by supplying an aminosilane-based gas to the semiconductor substrate on which the trench is formed; and forming a silicon nitride film on the first seed layer, wherein the forming of the expandable film includes: forming a second seed layer on the silicon nitride film by supplying an aminosilane-based gas to the semiconductor substrate on which the silicon nitride film is formed; and forming a silicon film on the second seed layer.
  • a trench embedding method includes: forming an oxidization film on a trench by oxidizing the semiconductor substrate on which the trench is formed; nitriding the oxidization film; forming an expandable film on a nitrided oxidization film; embedding an embedding material that contracts by being fired on the trench where the oxidization film and the expandable film are formed; and firing the embedding material, wherein the forming of the expandable film includes: forming a seed layer on the nitrided oxidization film by supplying an aminosilane-based gas to the semiconductor substrate on which the nitrided oxidization film is formed; and forming a silicon film on the seed layer.
  • a film-forming apparatus includes: a process chamber which accommodates a semiconductor substrate on which a trench is formed; a gas supply mechanism which supplies an aminosilane-based gas, a silane-based gas, and a gas including a nitriding agent into the process chamber; a heating device which heats an inside of the process chamber; an exhauster which evacuates the inside of the process chamber; and a controller which controls the gas supply mechanism, the heating device, and the exhauster, wherein the controller controls the gas supply mechanism, the heating device, and the exhauster to perform the trench embedding method according to aspects of the present invention on the semiconductor substrate in the process chamber.
  • FIG. 1 is a flowchart showing a sequence of a trench embedding method according to an embodiment of the present invention
  • FIGS. 2A through 2I are cross-sectional views schematically showing states of a semiconductor substrate during the sequence shown in FIG. 1 ;
  • FIG. 3 is a view showing a relationship between a deposition time and a film thickness of a silicon film
  • FIG. 4 is an enlarged view of the portion A of FIG. 3 indicated by the broken line;
  • FIG. 5 is a view showing a relationship between an ALD cycle and a film thickness of a silicon nitride film.
  • FIG. 6 is a cross-sectional view schematically showing an example of a film-forming apparatus capable of performing a trench embedding method according to an embodiment of the present invention.
  • FIG. 1 is a flowchart showing a sequence of a trench embedding method according to an embodiment of the present invention.
  • FIGS. 2A through 2I are cross-sectional views schematically showing states of a semiconductor substrate during the sequence shown in FIG. 1 .
  • a trench is formed on the semiconductor substrate.
  • An example of forming the trench on the semiconductor substrate is as follows.
  • a surface of the semiconductor substrate that is, a silicon substrate 1 in the present embodiment, is thermally oxidized to form a pad oxidization film 2 .
  • silicon nitride is deposited on the pad oxidization film 2 to form a silicon nitride film 3 .
  • a photoresist is coated on the silicon nitride film 3 to form a photoresist film 4 .
  • a window 5 corresponding to a trench forming pattern is formed on the photoresist film 4 by using a photolithography method.
  • anisotropic etching for example, reactive ion etching, is performed on the silicon nitride film 3 , the pad oxidization film 2 , and the silicon substrate 1 by using the photoresist film 4 as a mask, thereby forming a trench 6 on the silicon substrate 1 .
  • an oxidization film is formed on a surface of the semiconductor substrate.
  • This process is, as shown in FIG. 2C , a process of forming a film that may be hardly oxidized compared to the silicon substrate 1 on a surface of the silicon substrate 1 exposed by at least a side wall of the trench 6 .
  • an oxidization film 7 is formed on at least the side wall of the trench 6 .
  • the oxidization film 7 is silicon oxide. Silicon oxide is hardly oxidized compared to silicon.
  • the oxidization film 7 is formed by radical oxidization.
  • radical oxidization as shown in FIG. 2C , the pad oxidization film 2 , the silicon nitride film 3 , or the like may also be oxidized as well as the surface of the silicon substrate 1 exposed by the side wall of the trench 6 . That is, an entire surface of the silicon substrate 1 on which the trench 6 is formed may be oxidized, and thus the oxidization film 7 is formed on the entire surface of the silicon substrate 1 on which the trench 6 is formed. If the oxidization film 7 is formed on the entire surface of the silicon substrate 1 on which the trench 6 is formed, a seed layer to be formed next may be formed on the oxidization film 7 .
  • the seed layer is formed on both a nitride film and the oxidization film at the same time, there is a possibility that a growing speed of a silicon film to be formed after the seed layer may vary on the nitride film and on the oxidization film.
  • a difference in growing speeds of the silicon film may be reduced, thereby contributing to improvement of step coverage.
  • plasma oxidization is used instead of radical oxidization, the same effect as the radical oxidization may be obtained.
  • an oxidization barrier film is formed on the oxidization film 7 .
  • the oxidization barrier film is formed in two processes. First, as shown in process 31 of FIG. 1 and in FIG. 2D , a seed layer 8 is formed on the oxidization film 7 .
  • the silicon substrate 1 on which the oxidization film 7 is formed is heated, and an aminosilane-based gas is supplied to a surface of the silicon substrate 1 which is heated to form the seed layer 8 on the surface of the silicon substrate 1 , that is, a surface of the oxidization film 7 in the present embodiment.
  • aminosilane-based gas may include BAS (butylaminosilane), BTBAS (bis(tertiarybutylamino)silane), DMAS (dimethylaminosilane), BDMAS (bis(dimethylamino)silane), TDMAS (tri(dimethylamino)silane), DEAS (diethylaminosilane), BDEAS (bis(diethylamino)silane), DPAS (dipropylaminosilane), DIPAS (diisopropylaminosilane), or the like.
  • DIPAS is used.
  • Process conditions in process 31 are as follows:
  • the process 31 is a process hereinafter referred to as a pre-flow.
  • Process 31 is a process for enabling silicon nitride to be easily adsorbed to the oxidization film 7 . Also, although the seed layer 8 is formed in process 31 , a film is rarely actually formed. It is preferable that a thickness of the seed layer 8 be about a thickness of a monoatomic layer level. Specifically, the thickness of the seed layer 8 is equal to or greater than 0.1 nm and equal to or less than 0.3 nm.
  • a silicon nitride film 9 is formed on the seed layer 8 .
  • the silicon substrate 1 on which the seed layer 8 is formed is heated, and a gas including silicon and a gas including a nitriding agent are supplied to a surface of the silicon substrate 1 which is heated to form the silicon nitride film 9 on the seed layer 8 .
  • a silane-based gas for example, dichlorosilane (DCS: SiH 2 Cl 2 )
  • DCS dichlorosilane
  • ammonia is used as the gas including a nitriding agent.
  • the silicon nitride film 9 in order to form the silicon nitride film 9 , technique called an ALD (atomic layer deposition) method or an MLD (molecular layer deposition) method that forms a film by alternately supplying a gas including silicon and a gas including a nitriding agent for nitriding silicon is used.
  • ALD atomic layer deposition
  • MLD molecular layer deposition
  • Process conditions in process 32 are as follows:
  • dichlorosilane flow rate 1000 sccm
  • ammonia flow rate 5000 sccm
  • the silicon nitride film 9 having a thin thickness of about 2 nm is formed.
  • an expandable film is formed on an oxidization barrier film.
  • the expandable film is formed in two processes.
  • a seed layer 10 is formed on the silicon nitride film 9 .
  • the silicon substrate 1 on which the silicon nitride film 9 is formed is heated, and then an aminosilane-based gas is supplied to a surface of the silicon substrate 1 which is heated to form the seed layer 10 on the surface of the silicon substrate 1 , that is, on a surface of the silicon nitride film 9 in the present embodiment.
  • Examples of the aminosilane-based gas may be the same as those of the seed layer 8 .
  • DIPAS is used.
  • Process conditions in process 41 are as follows:
  • a thickness of the seed layer 10 be about a thickness of an monoatomic layer level, similar to the seed layer 8 .
  • the thickness of the seed layer 10 is equal to or greater than 0.1 nm and equal to or less than 0.3 nm.
  • a silicon film 11 is formed on the seed layer 10 .
  • the silicon substrate 1 on which the seed layer 10 is formed is heated, and then a silane-based gas not including an amino group, for example, a monosilane gas, is supplied to a surface of the silicon substrate 1 which is heated to form the silicon film 11 on the surface of the silicon substrate 1 , that is, on a surface of the seed layer 10 in the present embodiment.
  • a silane-based gas not including an amino group for example, a monosilane gas
  • Process conditions in process 42 are as follows:
  • the silicon film 11 which is amorphous, is formed to have a thin thickness in a range of about 3 to about 9 nm within a process time (deposition time) in a range of about 3 to about 5 min.
  • a thickness of the silicon film 11 plays an important role in offsetting contraction of an embedding material to be formed later.
  • an offset amount may be determined according to a sum of the minute thickness of the seed layer 10 and the thickness of the silicon film 11 , but the seed layer 10 is a layer for catalyzing adsorption of monosilane and has a negligible thickness. Accordingly, a thickness of the silicon film 11 after being expanded may make up most of the offset amount. That is, the offset amount is substantially determined according to the thickness of the silicon film 11 .
  • monosilane is used as a raw material of the silicon film 11 .
  • a high-order silane having an order higher than monosilane for example, disilane (Si 2 H 6 )
  • disilane Si 2 H 6
  • step coverage of the silicon film 11 may be improved compared to a case where monosilane is directly supplied to the seed layer 10 .
  • the silicon layer formed by the high-order silane is excessively thick, the step coverage of the silicon film 11 may be degraded, and thus the silicon layer may be formed thin.
  • a film thickness of the silicon layer formed by the high-order silane which does not degrade the step coverage, exceeds 0 nm and is equal to or less than 0.5 nm.
  • process conditions when the thin silicon layer is formed by the high-order silane are as follows:
  • a film thickness of the silicon film 11 formed on the side wall of the trench 6 may be almost the same as a film thickness of the silicon film 11 formed on an upper surface of the silicon substrate 1 . Accordingly, when the silicon film 11 formed on the side wall of the trench 6 is completely oxidized, the silicon film 11 formed on the upper surface of the silicon substrate 1 may be completely oxidized, and thus the silicon film 11 no longer remains.
  • a raw material other than monosilane may be selected because the oxidization barrier film, that is, the silicon nitride film 9 in the present embodiment, exists on the trench 6 . Accordingly, although the film thickness of the silicon film 11 formed on the side wall of the trench 6 is different from the film thickness of the silicon film 11 formed on the upper surface of the silicon substrate 1 , even when the silicon film 11 is oxidized under a condition where the thicker of the film thicknesses of the silicon film 11 is completely oxidized, oxidization may be prevented from reaching the silicon substrate 1 .
  • the following raw materials may be used as the raw material of the silicon film 11 .
  • Examples of a silane-based gas not including an amino group may be a gas including at least one of:
  • a silicon hydride that may be expressed as Si m H 2m+2 (here, m is a natural number equal to or greater than 3), and
  • n is a natural number equal to or greater than 3
  • the silicon film 11 is formed using a low-order silane-based gas not including an amino group such as monosilane (SiH 4 ) in one or two processes, it is preferable that a higher-order silane-based gas not including an amino group, for example, disilane (Si 2 H 6 ), be previously supplied before supplying the low-order silane-based gas not including an amino group, as described above.
  • a higher-order silane-based gas not including an amino group for example, disilane (Si 2 H 6 )
  • the step coverage of the silicon film 11 may be improved as described above, and also an incubation time of the silicon film 11 may be reduced.
  • the trench 6 is embedded by using an embedding material 12 that contracts by being fired.
  • the trench 6 is embedded by spin coating the embedding material 12 in a liquid phase, which is changed into silicon oxide by being fired, on a surface of the silicon substrate 1 on which the silicon film 11 is formed.
  • An example of a material that changes into silicon oxide by being fired may include an inorganic polymer mainly including PHPS (perhydropolysilazane: SiH 2 NH).
  • the embedding material 12 is fired in an atmosphere including water and/or a hydroxyl group to be changed into a silicon oxide 13 and to change the silicon film 11 and the seed layer 10 into a silicon oxide 14 .
  • the silicon substrate 1 coated with the embedding material 12 is fired in an atmosphere including water and/or a hydroxyl group to change the embedding material 12 into the silicon oxide 13 and to change the silicon film 11 and the seed layer 10 into the silicon oxide 14 .
  • Process conditions in process 6 are as follows:
  • the oxidization barrier film that is, the silicon nitride film 9 in the present embodiment, serves as an oxidization barrier to the silicon substrate 1 . Accordingly, although process 6 is performed, oxidization to the silicon substrate 1 does not occur.
  • the trench 6 is used in a device isolation area in a semiconductor integrated circuit device, for example, used in a shallow trench isolation, oxidization to the silicon substrate 1 does not occur, and thus a device active area where an active element such as a transistor is formed may be prevented from being reduced due to oxidization.
  • the embedding material 12 contracts.
  • the silicon film 11 and the seed layer 10 expand when being changed into the silicon oxide 14 .
  • the contraction of the embedding material 12 is offset by the expansion of the silicon film 11 and the seed layer 10 , thereby preventing a gap from being generated on the trench 6 .
  • a problem of a long incubation time of monosilane has been resolved by pre-flowing an aminosilane-based gas to a surface of the silicon substrate 1 , that is, a surface of the silicon nitride film 9 in the present embodiment, to form the seed layer 10 , and then forming the silicon film 11 .
  • FIG. 3 is a view showing a relationship between a deposition time and a film thickness of the silicon film 11 .
  • a result shown in FIG. 3 is obtained when a base is a silicon nitride film (SiN).
  • the silicon nitride film corresponds to the silicon nitride film 9 .
  • Process conditions in the process for forming the silicon film 11 used in the present embodiment are as follows:
  • the film thickness of the silicon film 11 was measured at three points when the deposition time was 30 min, 45 min, and 60 min.
  • Line I and line II shown in FIGS. 3 and 4 show a result obtained in a case where the pre-flow process is performed and a result obtained in a case where the pre-flow process is not performed, respectively.
  • the film thickness of the silicon film 11 is much more increased, compared to the case where the pre-flow process is not performed.
  • FIG. 4 is an enlarged view of the portion A of FIG. 3 indicated by the broken line.
  • deposition of the silicon film 11 begins about 1.5 min (x ⁇ 1.540) after the process begins.
  • deposition of the silicon film 11 begins about 2.3 min (x ⁇ 2.282) after the process begins.
  • the pre-flow process with the aminosilane-based gas may be performed to the silicon nitride film 9 so as to reduce the incubation time from about 2.3 min to about 1.5 min. Accordingly, the silicon film 11 obtained may be thin.
  • a problem of a long incubation time of the silicon nitride film 9 has been resolved by pre-flowing an aminosilane-based gas to a surface of the silicon substrate 1 , that is, a surface of the silicon nitride film 9 in the present embodiment, to form the seed layer 10 , and then forming the silicon film 11 .
  • FIG. 5 is a view showing a relationship between an ALD cycle and a film thickness of the silicon nitride film 9 .
  • a result shown in FIG. 5 is obtained when a base is an oxide silicon film (SiO 2 ).
  • the oxide silicon film corresponds to the oxidization film 7 .
  • Process conditions in the process for forming the silicon nitride film 9 used in the present embodiment are as follows:
  • dichlorosilane flow rate 1000 sccm
  • ammonia flow rate 5000 sccm
  • the film thickness of the silicon nitride film 9 was measured when the ALD cycle was 30 cycles, 50 cycles, and 70 cycles.
  • Line I and line II shown in FIG. 5 show a result obtained in a case where the pre-flow process is performed and a result obtained in a case where the pre-flow process is not performed, respectively.
  • the number of cycles when the silicon nitride film 9 starts to grow may be shortened from 24 cycles, that is, the number of cycles when the pre-flow process is not performed on the base, to 19 cycles.
  • the incubation time of the silicon nitride film 9 may be shortened, compared to a case where the silicon nitride film 9 is directly formed on the oxidization film 7 . Accordingly, the silicon nitride film 9 obtained may be thin.
  • the incubation times of the oxidization barrier film (the silicon nitride film 9 in the present embodiment) formed on the trench 6 and of the expandable film (the silicon film 11 and the seed layer 10 in the present embodiment) may be shortened, respectively. Accordingly, since the oxidization barrier film and the expandable film may be formed thin, even if the trench 6 is further miniaturized, the trench embedding method allows the expandable film and a film serving as an oxidization barrier to be formed on the trench 6 .
  • FIG. 6 is a cross-sectional view schematically showing a film-forming apparatus 100 capable of performing the trench embedding method according to an embodiment of the present invention.
  • the film-forming apparatus 100 includes a process chamber 101 having a shape of a bottom-open cylinder with a ceiling.
  • the entire process chamber 101 is formed of quartz, for example.
  • a quartz ceiling plate 102 is provided on the ceiling of the process chamber 101 .
  • a manifold 103 which is molded of a stainless steel, for example, and has a cylindrical shape, is connected to a bottom opening of the process chamber 101 via a sealing member 104 , such as an O-ring.
  • the manifold 103 supports the bottom of the process chamber 101 .
  • a quartz wafer boat 105 on which a plurality of, for example, 50 to 100, semiconductor substrates (the silicon substrates 1 in the present embodiment) as objects to be processed can be held in multiple layers, may be inserted from below the manifold 103 into the process chamber 101 .
  • the wafer boat 105 has a plurality of pillars 106 , so that a plurality of the silicon substrates 1 are supported by grooves formed on the pillars 106 .
  • the wafer boat 105 is disposed on a table 108 via a quartz thermos vessel 107 .
  • the table 108 is supported by a rotation shaft 110 , which penetrates, for example, a stainless steel cover unit 109 for opening and closing the bottom opening of the manifold 103 .
  • a magnetic fluid seal 111 for example, is provided on a portion of the rotation shaft 110 penetrating the cover unit 109 so as to tightly seal the rotation shaft 110 and to rotatably support the rotation shaft 110 .
  • a sealing member 112 e.g., an O-ring, is installed between the peripheral portion of the cover unit 109 and the bottom of the manifold 103 . Accordingly, sealing of the process chamber 101 is held.
  • the rotation shaft 110 is attached to the leading end of an arm 113 supported by an elevating mechanism (not shown), such as a boat elevator, or the like. Therefore, the wafer boat 105 , the cover unit 109 , and the like are elevated together and are inserted to and pulled out from the process chamber 101 .
  • an elevating mechanism such as a boat elevator, or the like. Therefore, the wafer boat 105 , the cover unit 109 , and the like are elevated together and are inserted to and pulled out from the process chamber 101 .
  • the film-forming apparatus 100 includes a process gas supply mechanism 114 supplying a gas used in a process into the process chamber 101 , and an inert gas supply mechanism 115 supplying an inert gas into the process chamber 101 .
  • the process gas supply mechanism 114 includes an aminosilane-based gas supply source 117 , a silane-based gas supply source 118 , and a nitriding agent-including gas supply source 119 .
  • An example of a nitriding agent-including gas is a gas including ammonia.
  • the inert gas supply mechanism 115 includes an inert gas supply source 120 .
  • An inert gas is used as a purge gas or the like.
  • An example of the inert gas is a nitrogen (N 2 ) gas.
  • the aminosilane-based gas supply source 117 is connected to a distribution nozzle 123 through a flow rate controller 121 a and an opening/closing valve 122 a .
  • the distribution nozzle 123 for example, a quartz pipe, inwardly passes through a side wall of the manifold 103 , is bent upward, and vertically extends.
  • a plurality of gas ejection holes 124 are provided at predetermined intervals in a vertical portion of the distribution nozzle 123 .
  • the aminosilane-based gas is substantially uniformly ejected into the process chamber 101 in a horizontal direction from the gas ejection holes 124 .
  • the silane-based gas supply source 118 is connected to, for example, the distribution nozzle 123 , through a flow rate controller 121 b and an opening/closing valve 122 b.
  • the nitriding agent-including gas supply source 119 is connected to a distribution nozzle 125 through a flow rate controller 121 c and an opening/closing valve 122 c .
  • the distribution nozzle 125 for example, a quartz pipe, inwardly passes through the side wall of the manifold 103 , is bent upward, and vertically extends.
  • a plurality of gas ejection holes 126 are provided at predetermined intervals in a vertical portion of the distribution nozzle 125 .
  • a gas including ammonia is substantially uniformly ejected into the process chamber 101 in a horizontal direction from the gas ejection holes 126 .
  • the inert gas supply source 120 is connected to a nozzle 128 through a flow rate controller 121 d and an opening/closing valve 122 d .
  • the nozzle 128 passes through the side wall of the manifold 103 , and allows an inert gas to be ejected into the process chamber 101 in a horizontal direction from a leading end of the nozzle 128 .
  • An exhaust port 129 for evacuating an inside of the process chamber 101 is provided at a portion of the process chamber 101 opposite to the distribution nozzles 123 and 125 .
  • the exhaust port 129 is longitudinally and narrowly provided by vertically cutting off a side wall of the process chamber 101 .
  • An exhaust port cover member 130 having a U-shaped cross-section and provided to cover the exhaust port 129 is attached by being welded to a portion of the process chamber 101 corresponding to the exhaust port 129 .
  • the exhaust port cover member 130 extends upward along the side wall of the process chamber 101 to define a gas outlet 131 at an upper side of the process chamber 101 .
  • An exhauster 132 including a vacuum pump or the like is connected to the gas outlet 131 .
  • the exhauster 132 exhausts a process gas used in a process from the process chamber 101 , and makes a pressure in the process chamber 101 be a process pressure according to a process.
  • a heating device 133 having a cylindrical shape is provided around an outer circumference of the process chamber 101 .
  • the heating device 133 activates a gas supplied into the process chamber 101 , and heats the object to be processed, that is, the silicon substrate 1 in the present embodiment, held in the process chamber 101 by heating the inside of the process chamber 101 .
  • Each element of the film-forming apparatus 100 is controlled by a controller 150 including, for example, a microprocessor (computer).
  • a user interface 151 including a keyboard for inputting a command in order for an operator to manage the film-forming apparatus 100 , a display that visually displays an operation state of the film-forming apparatus 100 , and so on is connected to the controller 150 .
  • a memory unit 152 is connected to the controller 150 .
  • a control program for performing various processes performed in the film-forming apparatus 100 under the control of the controller 150 or a program, that is, a recipe, for performing a process in each element of the film-forming apparatus 100 according to process conditions is stored in the memory unit 152 .
  • the recipe is stored in, for example, a storage medium, of the memory unit 152 .
  • the storage medium may be a hard disk or a semiconductor memory, or a portable type such as a CD-ROM, a DVD, or a flash memory.
  • the recipe may be appropriately transmitted from another device via, for example, a dedicated line. If required, desired processes are performed by the film-forming apparatus 100 under the control of the controller 150 by invoking a recipe from the memory unit 152 according to instructions or the like from the user interface 151 and performing a process based on the recipe in the controller 150 .
  • an aminosilane-based gas for example, DIPAS
  • an aminosilane-based gas for example, DIPAS
  • a silane-based gas for example, dichlorosilane
  • a gas including a nitriding agent for example, a gas including ammonia
  • a silane-based gas for example, monosilane
  • the controller 150 controls the process gas supply mechanism 114 , the exhauster 132 , and the heating device 133 to perform the processes of processes 31 , 32 , 41 , and 42 .
  • an ALD (atomic layer deposition) method or an MLD (molecular layer deposition) method for forming a film by alternately supplying a gas including silicon (for example, a silane-based gas) and a gas including a nitriding agent may be used, or alternatively, a so-called CVD (chemical vapor deposition) method by simultaneously supplying a gas including silicon and a gas including a nitriding agent may be used.
  • a gas including silicon for example, a silane-based gas
  • CVD chemical vapor deposition
  • the trench embedding method according to the embodiment of the present invention may be performed by the film-forming apparatus 100 of FIG. 6 .
  • the silicon nitride film 9 is formed as the oxidization barrier film
  • the oxidization film 7 may be nitrided.
  • a nitriding process of the oxidization film 7 may include a plasma nitriding process, a process of changing the oxidization film 7 into an SiON film by FNC nitriding (NO, N 2 O, NH 3 ) or the like.
  • a thermal ALD method or a thermal MLD method is used to form the silicon nitride film 9 in the above-described embodiment
  • a plasma ALD method or a plasma MLD method may also be used to form the silicon nitride film 9 .
  • Process conditions when a plasma ALD method or a plasma MLD method is used to form the silicon nitride film 9 are as follows:
  • dichlorosilane flow rate 1000 sccm
  • ammonia flow rate 5000 sccm
  • the silicon film 11 since an oxidization barrier film is formed or an oxidization film is nitrided, freedom in choosing a raw material of the silicon film 11 may be obtained.
  • Examples of a silane-based gas not including an amino-group have been described as the raw material of the silicon film 11 .
  • the examples may include a silicon hydride expressed as Si m H 2m+2 (here, m is a natural number equal to or greater than 3) and a silicon hydride expressed as Si n H 2n (here, n is a natural number equal to or greater than 3).
  • the silicon hydride expressed as Si m H 2m+2 (here, m is a natural number equal to or greater than 3) may be at least one of:
  • the silicon hydride expressed as Si n H 2n (here, n is a natural number equal to or greater than 3) is at least one of:
  • spin coating glass for example, PHPS
  • the embedding material 12 is not limited to the spin coating glass, and a CVD-based embedding material that contracts by being fired may also be used.
  • the CVD-based embedding material may include a SiO 2 film formed by using a HDP (high-density plasma), an SiO 2 film formed by using an SiH 4 -based gas and hydrogen peroxide (H 2 O 2 ), and the like.
  • the present invention may provide a trench embedding method that allows an expandable film and a film serving as an oxidization barrier to be formed on a trench even if the trench is further miniaturized, and a film-forming apparatus capable of performing the trench embedding method.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical Vapour Deposition (AREA)
  • Formation Of Insulating Films (AREA)
  • Element Separation (AREA)
  • Semiconductor Memories (AREA)

Abstract

A trench embedding method includes forming an oxidization barrier film on a trench; forming an expandable film on the oxidization barrier film; embedding an embedding material that contracts by being fired on the trench; and firing the embedding material, wherein the forming of the oxidization barrier film includes: forming a first seed layer on the trench by supplying an aminosilane-based gas; and forming a silicon nitride film on the first seed layer, wherein the forming of the expandable film includes: forming a second seed layer on the silicon nitride film by supplying an aminosilane-based gas; and forming a silicon film on the second seed layer.

Description

CROSS-REFERENCE TO RELATED PATENT APPLICATIONS
This application claims the benefit of Japanese Patent Application No. 2010-290647, filed on Dec. 27, 2010 in the Japan Patent Office, the disclosure of which is incorporated herein in its entirety by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a trench embedding method and a film-forming apparatus.
2. Description of the Related Art
Semiconductor integrated circuit devices have a minute trench structure therein. A typical example of the minute trench structure is a STI (shallow trench isolation). An STI is a device isolation area for dividing active areas of a semiconductor device, and is formed by forming a minute trench on a silicon substrate and embedding an insulating material into the minute trench.
For example, an SOD (spin-on dielectric), as disclosed in Patent Reference 1, is known as an embedded insulating material. In particular, an inorganic polymer mainly including PHPS (perhydropolysilazane: SiH2NH) has attracted attention. When PHPS is fired in a vapor atmosphere, PHPS is changed into silicon oxide (SiO2). A reaction formula thereof is as follows.
SiH2NH+2H2O→SiO2+NH3+2H2
However, PHPS contracts when changed into silicon oxide. Thus, a gap is generated on a minute trench on which PHPS is changed into silicon oxide.
Accordingly, in Patent Reference 1, an expandable film is formed on a minute trench and then PHPS is embedded into the minute trench in prediction of contraction of PHPS. Such an expandable film may be a silicon (Si) film. In Patent Reference 1, a silicon film is expanded by being changed into a silicon oxide film, and thus contraction of PHPS is offset, thereby preventing a gap from being generated on a minute trench.
3. Prior Art Reference
  • (Patent Reference 1) U.S. Pat. No. 7,112,513
SUMMARY OF THE INVENTION
In Patent Reference 1, a process of changing a silicon film into a silicon oxide film, that is, an oxidization process, is disclosed. For this, before a silicon film is formed, a film serving as an oxidation barrier through which oxygen may hardly pass is formed on a minute trench so that a silicon substrate may not be oxidized due to oxidization reaching the silicon substrate. In Patent Reference 1, a film serving as an oxidization barrier is a silicon nitride film (Si3N4).
However, if a trench is further miniaturized, it may be difficult or impossible to form a film serving as an oxidization barrier on the trench, in addition to an expandable film.
The present invention is made in view of the above-described problems, and provides a trench embedding method that allows an expandable film and a film serving as an oxidization barrier to be formed on a trench even if the trench is further miniaturized, and a film-forming apparatus capable of performing the trench embedding method.
According to an aspect of the present invention, a trench embedding method includes: forming an oxidization barrier film on a trench formed on a semiconductor substrate; forming an expandable film on the oxidization barrier film; embedding an embedding material that contracts by being fired on the trench where the oxidization barrier film and the expandable film are formed; and firing the embedding material, wherein the forming of the oxidization barrier film includes: forming a first seed layer on the trench by supplying an aminosilane-based gas to the semiconductor substrate on which the trench is formed; and forming a silicon nitride film on the first seed layer, wherein the forming of the expandable film includes: forming a second seed layer on the silicon nitride film by supplying an aminosilane-based gas to the semiconductor substrate on which the silicon nitride film is formed; and forming a silicon film on the second seed layer.
According to another aspect of the present invention, a trench embedding method includes: forming an oxidization film on a trench by oxidizing the semiconductor substrate on which the trench is formed; nitriding the oxidization film; forming an expandable film on a nitrided oxidization film; embedding an embedding material that contracts by being fired on the trench where the oxidization film and the expandable film are formed; and firing the embedding material, wherein the forming of the expandable film includes: forming a seed layer on the nitrided oxidization film by supplying an aminosilane-based gas to the semiconductor substrate on which the nitrided oxidization film is formed; and forming a silicon film on the seed layer.
According to another aspect of the present invention, a film-forming apparatus includes: a process chamber which accommodates a semiconductor substrate on which a trench is formed; a gas supply mechanism which supplies an aminosilane-based gas, a silane-based gas, and a gas including a nitriding agent into the process chamber; a heating device which heats an inside of the process chamber; an exhauster which evacuates the inside of the process chamber; and a controller which controls the gas supply mechanism, the heating device, and the exhauster, wherein the controller controls the gas supply mechanism, the heating device, and the exhauster to perform the trench embedding method according to aspects of the present invention on the semiconductor substrate in the process chamber.
Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.
FIG. 1 is a flowchart showing a sequence of a trench embedding method according to an embodiment of the present invention;
FIGS. 2A through 2I are cross-sectional views schematically showing states of a semiconductor substrate during the sequence shown in FIG. 1;
FIG. 3 is a view showing a relationship between a deposition time and a film thickness of a silicon film;
FIG. 4 is an enlarged view of the portion A of FIG. 3 indicated by the broken line;
FIG. 5 is a view showing a relationship between an ALD cycle and a film thickness of a silicon nitride film; and
FIG. 6 is a cross-sectional view schematically showing an example of a film-forming apparatus capable of performing a trench embedding method according to an embodiment of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
(Embodiments for Carrying Out the Invention)
An embodiment of the present invention achieved on the basis of the findings given above will now be described with reference to the accompanying drawings. In the following description, the constituent elements having substantially the same function and arrangement are denoted by the same reference numerals, and a repetitive description will be made only when necessary.
(Embedding Method)
FIG. 1 is a flowchart showing a sequence of a trench embedding method according to an embodiment of the present invention. FIGS. 2A through 2I are cross-sectional views schematically showing states of a semiconductor substrate during the sequence shown in FIG. 1.
First, as shown in process 1 of FIG. 1, a trench is formed on the semiconductor substrate.
An example of forming the trench on the semiconductor substrate is as follows.
As shown in FIG. 2A, a surface of the semiconductor substrate, that is, a silicon substrate 1 in the present embodiment, is thermally oxidized to form a pad oxidization film 2. Then, silicon nitride is deposited on the pad oxidization film 2 to form a silicon nitride film 3. Then, a photoresist is coated on the silicon nitride film 3 to form a photoresist film 4. Then, a window 5 corresponding to a trench forming pattern is formed on the photoresist film 4 by using a photolithography method.
Next, as shown in FIG. 2B, anisotropic etching, for example, reactive ion etching, is performed on the silicon nitride film 3, the pad oxidization film 2, and the silicon substrate 1 by using the photoresist film 4 as a mask, thereby forming a trench 6 on the silicon substrate 1.
Next, as shown in process 2 of FIG. 1, an oxidization film is formed on a surface of the semiconductor substrate.
This process is, as shown in FIG. 2C, a process of forming a film that may be hardly oxidized compared to the silicon substrate 1 on a surface of the silicon substrate 1 exposed by at least a side wall of the trench 6. In the present embodiment, an oxidization film 7 is formed on at least the side wall of the trench 6. On the side wall of the trench 6, the oxidization film 7 is silicon oxide. Silicon oxide is hardly oxidized compared to silicon.
Also, in the present embodiment, the oxidization film 7 is formed by radical oxidization. According to radical oxidization, as shown in FIG. 2C, the pad oxidization film 2, the silicon nitride film 3, or the like may also be oxidized as well as the surface of the silicon substrate 1 exposed by the side wall of the trench 6. That is, an entire surface of the silicon substrate 1 on which the trench 6 is formed may be oxidized, and thus the oxidization film 7 is formed on the entire surface of the silicon substrate 1 on which the trench 6 is formed. If the oxidization film 7 is formed on the entire surface of the silicon substrate 1 on which the trench 6 is formed, a seed layer to be formed next may be formed on the oxidization film 7. If the seed layer is formed on both a nitride film and the oxidization film at the same time, there is a possibility that a growing speed of a silicon film to be formed after the seed layer may vary on the nitride film and on the oxidization film. In this regard, as described in the present embodiment, if the seed layer is formed on the oxidization film 7, a difference in growing speeds of the silicon film may be reduced, thereby contributing to improvement of step coverage. Also, even if plasma oxidization is used instead of radical oxidization, the same effect as the radical oxidization may be obtained.
Next, as shown in process 3 of FIG. 1, an oxidization barrier film is formed on the oxidization film 7.
In the present embodiment, the oxidization barrier film is formed in two processes. First, as shown in process 31 of FIG. 1 and in FIG. 2D, a seed layer 8 is formed on the oxidization film 7. In detail, the silicon substrate 1 on which the oxidization film 7 is formed is heated, and an aminosilane-based gas is supplied to a surface of the silicon substrate 1 which is heated to form the seed layer 8 on the surface of the silicon substrate 1, that is, a surface of the oxidization film 7 in the present embodiment.
Examples of the aminosilane-based gas may include BAS (butylaminosilane), BTBAS (bis(tertiarybutylamino)silane), DMAS (dimethylaminosilane), BDMAS (bis(dimethylamino)silane), TDMAS (tri(dimethylamino)silane), DEAS (diethylaminosilane), BDEAS (bis(diethylamino)silane), DPAS (dipropylaminosilane), DIPAS (diisopropylaminosilane), or the like. In the present embodiment, DIPAS is used.
Process conditions in process 31 are as follows:
DIPAS flow rate: 150 sccm,
process time: 0.5 min,
process temperature: 450° C., and
process pressure: 532 Pa (4 Torr). The process 31 is a process hereinafter referred to as a pre-flow.
Process 31 is a process for enabling silicon nitride to be easily adsorbed to the oxidization film 7. Also, although the seed layer 8 is formed in process 31, a film is rarely actually formed. It is preferable that a thickness of the seed layer 8 be about a thickness of a monoatomic layer level. Specifically, the thickness of the seed layer 8 is equal to or greater than 0.1 nm and equal to or less than 0.3 nm.
Next, as shown in process 32 of FIG. 1 and in FIG. 2E, a silicon nitride film 9 is formed on the seed layer 8. In detail, the silicon substrate 1 on which the seed layer 8 is formed is heated, and a gas including silicon and a gas including a nitriding agent are supplied to a surface of the silicon substrate 1 which is heated to form the silicon nitride film 9 on the seed layer 8. In the present embodiment, a silane-based gas, for example, dichlorosilane (DCS: SiH2Cl2), is used as the gas including silicon, and a gas including ammonia is used as the gas including a nitriding agent. Also, in the present embodiment, in order to form the silicon nitride film 9, technique called an ALD (atomic layer deposition) method or an MLD (molecular layer deposition) method that forms a film by alternately supplying a gas including silicon and a gas including a nitriding agent for nitriding silicon is used.
Process conditions in process 32 are as follows:
dichlorosilane flow rate: 1000 sccm,
ammonia flow rate: 5000 sccm,
process temperature: 630° C., and
process pressure: 51 Pa (0.386 Torr).
Under the above-described conditions, when the number of ALD cycles is about 30 cycles, the silicon nitride film 9 having a thin thickness of about 2 nm is formed.
Next, as shown in process 4 of FIG. 1, an expandable film is formed on an oxidization barrier film.
In the present embodiment, the expandable film is formed in two processes.
First, as shown in process 41 of FIG. 1 and in FIG. 2F, a seed layer 10 is formed on the silicon nitride film 9. In detail, the silicon substrate 1 on which the silicon nitride film 9 is formed is heated, and then an aminosilane-based gas is supplied to a surface of the silicon substrate 1 which is heated to form the seed layer 10 on the surface of the silicon substrate 1, that is, on a surface of the silicon nitride film 9 in the present embodiment.
Examples of the aminosilane-based gas may be the same as those of the seed layer 8. In the present embodiment, DIPAS is used.
Process conditions in process 41 are as follows:
DIPAS flow rate: 500 sccm,
process time: 0.5 min,
process temperature: 400° C., and
process pressure: 53 Pa (0.4 Torr).
It is preferable that a thickness of the seed layer 10 be about a thickness of an monoatomic layer level, similar to the seed layer 8. Specifically, the thickness of the seed layer 10 is equal to or greater than 0.1 nm and equal to or less than 0.3 nm.
Next, as shown in process 42 of FIG. 1 and in FIG. 2G, a silicon film 11 is formed on the seed layer 10. In detail, the silicon substrate 1 on which the seed layer 10 is formed is heated, and then a silane-based gas not including an amino group, for example, a monosilane gas, is supplied to a surface of the silicon substrate 1 which is heated to form the silicon film 11 on the surface of the silicon substrate 1, that is, on a surface of the seed layer 10 in the present embodiment.
Process conditions in process 42 are as follows:
monosilane flow rate: 800 sccm,
process time: 4 min,
process temperature: 535° C., and
process pressure: 60 Pa (0.45 Torr).
Under the above-described conditions, the silicon film 11, which is amorphous, is formed to have a thin thickness in a range of about 3 to about 9 nm within a process time (deposition time) in a range of about 3 to about 5 min. A thickness of the silicon film 11 plays an important role in offsetting contraction of an embedding material to be formed later. Of course, an offset amount may be determined according to a sum of the minute thickness of the seed layer 10 and the thickness of the silicon film 11, but the seed layer 10 is a layer for catalyzing adsorption of monosilane and has a negligible thickness. Accordingly, a thickness of the silicon film 11 after being expanded may make up most of the offset amount. That is, the offset amount is substantially determined according to the thickness of the silicon film 11.
Also, in the present embodiment, monosilane is used as a raw material of the silicon film 11.
Also, if a high-order silane having an order higher than monosilane, for example, disilane (Si2H6), is supplied to previously form a silicon layer on the surface of the seed layer 10 before supplying monosilane, step coverage of the silicon film 11 may be improved compared to a case where monosilane is directly supplied to the seed layer 10. However, if the silicon layer formed by the high-order silane is excessively thick, the step coverage of the silicon film 11 may be degraded, and thus the silicon layer may be formed thin. For example, a film thickness of the silicon layer formed by the high-order silane, which does not degrade the step coverage, exceeds 0 nm and is equal to or less than 0.5 nm. Also, process conditions when the thin silicon layer is formed by the high-order silane are as follows:
disilane flow rate: 200 sccm,
process time: 3 min,
process temperature: 400° C., and
process pressure: 133 Pa (1 Torr).
If the step coverage of the silicon film 11 may be improved, a film thickness of the silicon film 11 formed on the side wall of the trench 6 may be almost the same as a film thickness of the silicon film 11 formed on an upper surface of the silicon substrate 1. Accordingly, when the silicon film 11 formed on the side wall of the trench 6 is completely oxidized, the silicon film 11 formed on the upper surface of the silicon substrate 1 may be completely oxidized, and thus the silicon film 11 no longer remains.
However, in an embodiment of the present invention, a raw material other than monosilane may be selected because the oxidization barrier film, that is, the silicon nitride film 9 in the present embodiment, exists on the trench 6. Accordingly, although the film thickness of the silicon film 11 formed on the side wall of the trench 6 is different from the film thickness of the silicon film 11 formed on the upper surface of the silicon substrate 1, even when the silicon film 11 is oxidized under a condition where the thicker of the film thicknesses of the silicon film 11 is completely oxidized, oxidization may be prevented from reaching the silicon substrate 1.
Accordingly, the following raw materials may be used as the raw material of the silicon film 11.
Examples of a silane-based gas not including an amino group may be a gas including at least one of:
SiH2,
SiH4,
SiH6,
Si2H4,
Si2H6,
a silicon hydride that may be expressed as SimH2m+2 (here, m is a natural number equal to or greater than 3), and
a silicon hydride that may be expressed as SinH2n (here, n is a natural number equal to or greater than 3).
Also, when the silicon film 11 is formed using a low-order silane-based gas not including an amino group such as monosilane (SiH4) in one or two processes, it is preferable that a higher-order silane-based gas not including an amino group, for example, disilane (Si2H6), be previously supplied before supplying the low-order silane-based gas not including an amino group, as described above.
As such, according to a method of supplying a low-order silane-based gas not including an amino group after supplying a higher-order silane-based gas not including an amino group, the step coverage of the silicon film 11 may be improved as described above, and also an incubation time of the silicon film 11 may be reduced.
Next, as shown in process 5 of FIG. 1 and in FIG. 2H, the trench 6 is embedded by using an embedding material 12 that contracts by being fired. For example, the trench 6 is embedded by spin coating the embedding material 12 in a liquid phase, which is changed into silicon oxide by being fired, on a surface of the silicon substrate 1 on which the silicon film 11 is formed.
An example of a material that changes into silicon oxide by being fired may include an inorganic polymer mainly including PHPS (perhydropolysilazane: SiH2NH).
Finally, as shown in process 6 of FIG. 1 and in FIG. 2I, the embedding material 12 is fired in an atmosphere including water and/or a hydroxyl group to be changed into a silicon oxide 13 and to change the silicon film 11 and the seed layer 10 into a silicon oxide 14. In detail, the silicon substrate 1 coated with the embedding material 12 is fired in an atmosphere including water and/or a hydroxyl group to change the embedding material 12 into the silicon oxide 13 and to change the silicon film 11 and the seed layer 10 into the silicon oxide 14.
Process conditions in process 6 are as follows:
H2O flow rate: 10 L/min,
process time: 45 min,
process temperature: 750° C., and
process pressure: 53200 Pa (400 Torr).
In process 6, the oxidization barrier film, that is, the silicon nitride film 9 in the present embodiment, serves as an oxidization barrier to the silicon substrate 1. Accordingly, although process 6 is performed, oxidization to the silicon substrate 1 does not occur. When the trench 6 is used in a device isolation area in a semiconductor integrated circuit device, for example, used in a shallow trench isolation, oxidization to the silicon substrate 1 does not occur, and thus a device active area where an active element such as a transistor is formed may be prevented from being reduced due to oxidization.
When the embedding material 12 is fired to be changed into the silicon oxide 13, the embedding material 12 contracts. On the contrary, the silicon film 11 and the seed layer 10 expand when being changed into the silicon oxide 14. As such, the contraction of the embedding material 12 is offset by the expansion of the silicon film 11 and the seed layer 10, thereby preventing a gap from being generated on the trench 6.
(Incubation Time)
A problem of a long incubation time of monosilane has been resolved by pre-flowing an aminosilane-based gas to a surface of the silicon substrate 1, that is, a surface of the silicon nitride film 9 in the present embodiment, to form the seed layer 10, and then forming the silicon film 11.
FIG. 3 is a view showing a relationship between a deposition time and a film thickness of the silicon film 11. A result shown in FIG. 3 is obtained when a base is a silicon nitride film (SiN). In the present embodiment, the silicon nitride film corresponds to the silicon nitride film 9.
Process conditions in the pre-flow process used in the present embodiment are as follows:
DIPAS flow rate: 500 sccm,
process time: 5 min
process temperature: 400° C., and
process pressure: 53.2 Pa (0.4 Torr).
Process conditions in the process for forming the silicon film 11 used in the present embodiment are as follows:
monosilane flow rate: 500 sccm
deposition time: 30 min/45 min/60 min
process temperature: 500° C.
process pressure: 53.2 Pa (0.4 Torr).
The film thickness of the silicon film 11 was measured at three points when the deposition time was 30 min, 45 min, and 60 min.
Line I and line II shown in FIGS. 3 and 4 show a result obtained in a case where the pre-flow process is performed and a result obtained in a case where the pre-flow process is not performed, respectively. The line I and the line II are straight lines obtained by straight-line approximating the three measured film thicknesses by using a least-squares method. Formulas thereof are as follows:
Line I: y=18.011x−27.739  (1), and
Line II: y=18.091x−41.277  (2).
As shown in FIG. 3, in the case where the pre-flow process is performed, the film thickness of the silicon film 11 is much more increased, compared to the case where the pre-flow process is not performed.
In the above-described formulas (1) and (2), when y is 0, that is, when the film thickness of the silicon film 11 is “0”, intersection points between the lines I and II and deposition time are measured, and a result of the measuring is shown in FIG. 4. Also, FIG. 4 is an enlarged view of the portion A of FIG. 3 indicated by the broken line.
As shown in FIG. 4, in a case where the pre-flow process is performed, when a base is a silicon nitride film, deposition of the silicon film 11 begins about 1.5 min (x≈1.540) after the process begins. On the other hand, in a case where the pre-flow process is not performed, when a base is a silicon nitride film, deposition of the silicon film 11 begins about 2.3 min (x≈2.282) after the process begins.
As such, the pre-flow process with the aminosilane-based gas may be performed to the silicon nitride film 9 so as to reduce the incubation time from about 2.3 min to about 1.5 min. Accordingly, the silicon film 11 obtained may be thin.
Also, a problem of a long incubation time of the silicon nitride film 9 has been resolved by pre-flowing an aminosilane-based gas to a surface of the silicon substrate 1, that is, a surface of the silicon nitride film 9 in the present embodiment, to form the seed layer 10, and then forming the silicon film 11.
FIG. 5 is a view showing a relationship between an ALD cycle and a film thickness of the silicon nitride film 9. A result shown in FIG. 5 is obtained when a base is an oxide silicon film (SiO2). In the present embodiment, the oxide silicon film corresponds to the oxidization film 7.
Process conditions in the pre-flow process used in the present embodiment are as follows:
DIPAS flow rate: 150 sccm,
process time: 0.5 min,
process temperature: 450° C., and
process pressure: 532 Pa (4 Torr).
Process conditions in the process for forming the silicon nitride film 9 used in the present embodiment are as follows:
dichlorosilane flow rate: 1000 sccm,
ammonia flow rate: 5000 sccm,
process temperature: 630° C., and
process pressure: 51 Pa (0.386 Torr).
The film thickness of the silicon nitride film 9 was measured when the ALD cycle was 30 cycles, 50 cycles, and 70 cycles.
Line I and line II shown in FIG. 5 show a result obtained in a case where the pre-flow process is performed and a result obtained in a case where the pre-flow process is not performed, respectively. The line I and the line II are straight lines obtained by straight-line approximating the three measured film thicknesses by using a least-squares method. Formulas thereof are as follows:
Line I: y=0.9265x−14.181  (3), and
Line II: y=0.9159x−21.846  (4)
In the above-described formulas (3) and (4), when y is 0, that is, when the film thickness of the silicon nitride film is “0”, the ALD cycles are as follows.
Line I: 19 cycles
Line II: 24 cycles (comparative example)
That is, by performing the pre-flow process on the base before forming the silicon nitride film 9, the number of cycles when the silicon nitride film 9 starts to grow may be shortened from 24 cycles, that is, the number of cycles when the pre-flow process is not performed on the base, to 19 cycles.
Thus, by performing the pre-flow process on the base, the incubation time of the silicon nitride film 9 may be shortened, compared to a case where the silicon nitride film 9 is directly formed on the oxidization film 7. Accordingly, the silicon nitride film 9 obtained may be thin.
According to the trench embedding method of an embodiment of the present invention, the incubation times of the oxidization barrier film (the silicon nitride film 9 in the present embodiment) formed on the trench 6 and of the expandable film (the silicon film 11 and the seed layer 10 in the present embodiment) may be shortened, respectively. Accordingly, since the oxidization barrier film and the expandable film may be formed thin, even if the trench 6 is further miniaturized, the trench embedding method allows the expandable film and a film serving as an oxidization barrier to be formed on the trench 6.
(Film-Forming Apparatus)
Next, a film-forming apparatus capable of performing the trench embedding method according to an embodiment of the present invention will be described hereinafter.
FIG. 6 is a cross-sectional view schematically showing a film-forming apparatus 100 capable of performing the trench embedding method according to an embodiment of the present invention.
As shown in FIG. 6, the film-forming apparatus 100 includes a process chamber 101 having a shape of a bottom-open cylinder with a ceiling. The entire process chamber 101 is formed of quartz, for example. A quartz ceiling plate 102 is provided on the ceiling of the process chamber 101. A manifold 103, which is molded of a stainless steel, for example, and has a cylindrical shape, is connected to a bottom opening of the process chamber 101 via a sealing member 104, such as an O-ring.
The manifold 103 supports the bottom of the process chamber 101. A quartz wafer boat 105, on which a plurality of, for example, 50 to 100, semiconductor substrates (the silicon substrates 1 in the present embodiment) as objects to be processed can be held in multiple layers, may be inserted from below the manifold 103 into the process chamber 101. The wafer boat 105 has a plurality of pillars 106, so that a plurality of the silicon substrates 1 are supported by grooves formed on the pillars 106.
The wafer boat 105 is disposed on a table 108 via a quartz thermos vessel 107. The table 108 is supported by a rotation shaft 110, which penetrates, for example, a stainless steel cover unit 109 for opening and closing the bottom opening of the manifold 103. A magnetic fluid seal 111, for example, is provided on a portion of the rotation shaft 110 penetrating the cover unit 109 so as to tightly seal the rotation shaft 110 and to rotatably support the rotation shaft 110. A sealing member 112, e.g., an O-ring, is installed between the peripheral portion of the cover unit 109 and the bottom of the manifold 103. Accordingly, sealing of the process chamber 101 is held. The rotation shaft 110 is attached to the leading end of an arm 113 supported by an elevating mechanism (not shown), such as a boat elevator, or the like. Therefore, the wafer boat 105, the cover unit 109, and the like are elevated together and are inserted to and pulled out from the process chamber 101.
The film-forming apparatus 100 includes a process gas supply mechanism 114 supplying a gas used in a process into the process chamber 101, and an inert gas supply mechanism 115 supplying an inert gas into the process chamber 101.
The process gas supply mechanism 114 includes an aminosilane-based gas supply source 117, a silane-based gas supply source 118, and a nitriding agent-including gas supply source 119. An example of a nitriding agent-including gas is a gas including ammonia.
The inert gas supply mechanism 115 includes an inert gas supply source 120. An inert gas is used as a purge gas or the like. An example of the inert gas is a nitrogen (N2) gas.
The aminosilane-based gas supply source 117 is connected to a distribution nozzle 123 through a flow rate controller 121 a and an opening/closing valve 122 a. The distribution nozzle 123, for example, a quartz pipe, inwardly passes through a side wall of the manifold 103, is bent upward, and vertically extends. A plurality of gas ejection holes 124 are provided at predetermined intervals in a vertical portion of the distribution nozzle 123. The aminosilane-based gas is substantially uniformly ejected into the process chamber 101 in a horizontal direction from the gas ejection holes 124.
Also, the silane-based gas supply source 118 is connected to, for example, the distribution nozzle 123, through a flow rate controller 121 b and an opening/closing valve 122 b.
The nitriding agent-including gas supply source 119 is connected to a distribution nozzle 125 through a flow rate controller 121 c and an opening/closing valve 122 c. The distribution nozzle 125, for example, a quartz pipe, inwardly passes through the side wall of the manifold 103, is bent upward, and vertically extends. A plurality of gas ejection holes 126 are provided at predetermined intervals in a vertical portion of the distribution nozzle 125. A gas including ammonia is substantially uniformly ejected into the process chamber 101 in a horizontal direction from the gas ejection holes 126.
The inert gas supply source 120 is connected to a nozzle 128 through a flow rate controller 121 d and an opening/closing valve 122 d. The nozzle 128 passes through the side wall of the manifold 103, and allows an inert gas to be ejected into the process chamber 101 in a horizontal direction from a leading end of the nozzle 128.
An exhaust port 129 for evacuating an inside of the process chamber 101 is provided at a portion of the process chamber 101 opposite to the distribution nozzles 123 and 125. The exhaust port 129 is longitudinally and narrowly provided by vertically cutting off a side wall of the process chamber 101. An exhaust port cover member 130 having a U-shaped cross-section and provided to cover the exhaust port 129 is attached by being welded to a portion of the process chamber 101 corresponding to the exhaust port 129. The exhaust port cover member 130 extends upward along the side wall of the process chamber 101 to define a gas outlet 131 at an upper side of the process chamber 101. An exhauster 132 including a vacuum pump or the like is connected to the gas outlet 131. The exhauster 132 exhausts a process gas used in a process from the process chamber 101, and makes a pressure in the process chamber 101 be a process pressure according to a process.
A heating device 133 having a cylindrical shape is provided around an outer circumference of the process chamber 101. The heating device 133 activates a gas supplied into the process chamber 101, and heats the object to be processed, that is, the silicon substrate 1 in the present embodiment, held in the process chamber 101 by heating the inside of the process chamber 101.
Each element of the film-forming apparatus 100 is controlled by a controller 150 including, for example, a microprocessor (computer). A user interface 151 including a keyboard for inputting a command in order for an operator to manage the film-forming apparatus 100, a display that visually displays an operation state of the film-forming apparatus 100, and so on is connected to the controller 150.
A memory unit 152 is connected to the controller 150. A control program for performing various processes performed in the film-forming apparatus 100 under the control of the controller 150, or a program, that is, a recipe, for performing a process in each element of the film-forming apparatus 100 according to process conditions is stored in the memory unit 152. The recipe is stored in, for example, a storage medium, of the memory unit 152. The storage medium may be a hard disk or a semiconductor memory, or a portable type such as a CD-ROM, a DVD, or a flash memory. Also, the recipe may be appropriately transmitted from another device via, for example, a dedicated line. If required, desired processes are performed by the film-forming apparatus 100 under the control of the controller 150 by invoking a recipe from the memory unit 152 according to instructions or the like from the user interface 151 and performing a process based on the recipe in the controller 150.
In the present embodiment, under the control of the controller 150, processes according to processes 31, 32, 41, and 42 of the trench embedding method are sequentially performed.
In the processes for forming the seed layer 8 in process 31 and the seed layer 10 in process 41, an aminosilane-based gas (for example, DIPAS) is supplied to the process chamber 101 from the aminosilane-based gas supply source 117. Also, in the process for forming the silicon nitride film 9 in process 32, a silane-based gas (for example, dichlorosilane) and a gas including a nitriding agent (for example, a gas including ammonia) are supplied to the process chamber 101 from the silane-based gas supply source 118 and the nitriding agent-including gas supply source 119, respectively. Also, in the process for forming the silicon film 11 in process 42, a silane-based gas (for example, monosilane) is supplied from the silane-based gas supply source 118.
The controller 150 controls the process gas supply mechanism 114, the exhauster 132, and the heating device 133 to perform the processes of processes 31, 32, 41, and 42.
Also, in order to form the silicon nitride film 9, an ALD (atomic layer deposition) method or an MLD (molecular layer deposition) method for forming a film by alternately supplying a gas including silicon (for example, a silane-based gas) and a gas including a nitriding agent may be used, or alternatively, a so-called CVD (chemical vapor deposition) method by simultaneously supplying a gas including silicon and a gas including a nitriding agent may be used.
The trench embedding method according to the embodiment of the present invention may be performed by the film-forming apparatus 100 of FIG. 6.
Although the present invention has been explained with reference to the embodiments, the present invention is not limited to the embodiments, and various modifications may be made. Also, the embodiments of the present invention are not unique embodiments.
For example, in the embodiment of the present invention, although the silicon nitride film 9 is formed as the oxidization barrier film, the oxidization film 7 may be nitrided. Examples of a nitriding process of the oxidization film 7 may include a plasma nitriding process, a process of changing the oxidization film 7 into an SiON film by FNC nitriding (NO, N2O, NH3) or the like.
Also, although a thermal ALD method or a thermal MLD method is used to form the silicon nitride film 9 in the above-described embodiment, a plasma ALD method or a plasma MLD method may also be used to form the silicon nitride film 9.
Process conditions when a plasma ALD method or a plasma MLD method is used to form the silicon nitride film 9 are as follows:
dichlorosilane flow rate: 1000 sccm,
ammonia flow rate: 5000 sccm,
process temperature: 630° C.,
process pressure: 51 Pa (0.386 Torr), and
RF power: 100 W.
The above-described process conditions are applicable to the process conditions in process 32 of FIG. 1.
Also, in the above-described embodiment, since an oxidization barrier film is formed or an oxidization film is nitrided, freedom in choosing a raw material of the silicon film 11 may be obtained. Examples of a silane-based gas not including an amino-group have been described as the raw material of the silicon film 11. The examples may include a silicon hydride expressed as SimH2m+2 (here, m is a natural number equal to or greater than 3) and a silicon hydride expressed as SinH2n (here, n is a natural number equal to or greater than 3).
The silicon hydride expressed as SimH2m+2 (here, m is a natural number equal to or greater than 3) may be at least one of:
trisilane (Si3H8),
tetrasilane (Si4H10),
pentasilane (Si5H12),
hexasilane (Si6H14), and
heptasilane (Si7H16).
Furthermore, the silicon hydride expressed as SinH2n (here, n is a natural number equal to or greater than 3) is at least one of:
cyclotrisilane (Si3H6),
cyclotetrasilane (Si4H8),
cyclopentasilane (Si5H10),
cyclohexasilane (Si6H12), and
cycloheptasilane (Si7H14).
Also, in the above-described embodiment, spin coating glass, for example, PHPS, is used as the embedding material 12, which contracts by being fired. However, the embedding material 12 is not limited to the spin coating glass, and a CVD-based embedding material that contracts by being fired may also be used. Examples of the CVD-based embedding material may include a SiO2 film formed by using a HDP (high-density plasma), an SiO2 film formed by using an SiH4-based gas and hydrogen peroxide (H2O2), and the like.
Also, various other modifications may be made in the present invention without departing from the scope of the invention.
The present invention may provide a trench embedding method that allows an expandable film and a film serving as an oxidization barrier to be formed on a trench even if the trench is further miniaturized, and a film-forming apparatus capable of performing the trench embedding method.
While this invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (10)

What is claimed is:
1. A trench embedding method comprising:
forming an oxidization film on a trench formed on a semiconductor substrate by oxidizing the semiconductor substrate on which the trench is formed;
forming an oxidization barrier film on the oxidization film;
forming an expandable film on the oxidization barrier film;
embedding an embedding material that contracts by being fired on the trench where the oxidization barrier film and the expandable film are formed; and
firing the embedding material,
wherein the forming of the oxidization barrier film comprises:
forming a first seed layer on the oxidization film by supplying an aminosilane-based gas to the semiconductor substrate on which the oxidization film is formed; and
forming a silicon nitride film on the first seed layer,
wherein the forming of the expandable film comprises:
forming a second seed layer on the silicon nitride film by supplying an aminosilane-based gas to the semiconductor substrate on which the silicon nitride film is formed; and
forming a silicon film on the second seed layer.
2. The trench embedding method of claim 1, wherein radical oxidization or plasma oxidization is used in the forming of the oxidization film.
3. The trench embedding method of claim 1, wherein the aminosilane-based gas is selected from among gases including at least one of:
BAS (butylaminosilane);
BTBAS (bis(tertiarybutylamino)silane);
DMAS (dimethylaminosilane);
BDMAS (bis(dimethylamino)silane);
TDMAS (tri(dimethylamino)silane);
DEAS (diethylaminosilane);
BDEAS (bis(diethylamino)silane);
DPAS (dipropylaminosilane); and
DIPAS (diisopropylaminosilane).
4. The trench embedding method of claim 1, wherein a silane-based gas not including an amino-group is used in the forming of the silicon film.
5. The trench embedding method of claim 4, wherein the silicon film is formed by supplying a high-order silane-based gas not including an amino group and then supplying a silane-based gas not including an amino group that is lower than the high-order silane-based gas not including an amino group.
6. The trench embedding method of claim 5, wherein a film thickness of the silicon layer formed of the high-order silane-based gas not including an amino group exceeds 0 nm and is equal to or less than 0.5 nm.
7. The trench embedding method of claim 4, wherein the silane-based gas not including an amino group is selected from among gases including at least one of:
SiH2;
SiH4;
SiH6;
Si2H4;
Si2H6;
a silicon hydride expressed as SimH2m+, where m is a natural number equal to or greater than 3; and
a silicon hydride expressed as SinH2n, where n is a natural number equal to or greater than 3.
8. The trench embedding method of claim 7, wherein the silicon hydride expressed as SimH2m+2 is selected from at least one of:
trisilane (Si3H8);
tetrasilane (Si4H10);
pentasilane (Si5H12);
hexasilane (Si6H14); and
heptasilane (Si7H16) and
the silicon hydride expressed as SinH2n is selected from at least one of:
cyclotrisilane (Si3H6);
cyclotetrasilane (Si4H8);
cyclopentasilane (Si5H10);
cyclohexasilane (Si6H12); and
cycloheptasilane (Si7H14).
9. The trench embedding method of claim 1, wherein the trench embedding method is used in a process for manufacturing a semiconductor device.
10. The trench embedding method of claim 9, wherein the trench is used in a device isolation area provided in the semiconductor device.
US13/334,352 2010-12-27 2011-12-22 Trench embedding method Active US8455369B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010290647A JP5675331B2 (en) 2010-12-27 2010-12-27 How to fill trench
JP2010-290647 2010-12-27

Publications (2)

Publication Number Publication Date
US20120164842A1 US20120164842A1 (en) 2012-06-28
US8455369B2 true US8455369B2 (en) 2013-06-04

Family

ID=46317716

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/334,352 Active US8455369B2 (en) 2010-12-27 2011-12-22 Trench embedding method

Country Status (5)

Country Link
US (1) US8455369B2 (en)
JP (1) JP5675331B2 (en)
KR (1) KR101458010B1 (en)
CN (1) CN102543830B (en)
TW (1) TWI509737B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120028437A1 (en) * 2010-07-29 2012-02-02 Tokyo Electron Limited Trench-filling method and film-forming system
US20120178264A1 (en) * 2010-12-21 2012-07-12 Tokyo Electron Limited Method and apparatus for forming silicon nitride film
US20140187025A1 (en) * 2012-12-27 2014-07-03 Tokyo Electron Limited Method of forming silicon film and film forming apparatus
US20140187024A1 (en) * 2012-12-27 2014-07-03 Tokyo Electron Limited Method of forming seed layer, method of forming silicon film, and film forming apparatus
US20150064929A1 (en) * 2013-09-05 2015-03-05 United Microelectronics Corp. Method of gap filling
US20150270160A1 (en) * 2014-03-19 2015-09-24 Tokyo Electron Limited Method and apparatus for forming silicon oxide film

Families Citing this family (405)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10378106B2 (en) 2008-11-14 2019-08-13 Asm Ip Holding B.V. Method of forming insulation film by modified PEALD
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
JP2012138500A (en) * 2010-12-27 2012-07-19 Tokyo Electron Ltd Method for forming silicon oxide film on tungsten film or tungsten oxide film and film forming device
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US9793148B2 (en) 2011-06-22 2017-10-17 Asm Japan K.K. Method for positioning wafers in multiple wafer transport
US10364496B2 (en) 2011-06-27 2019-07-30 Asm Ip Holding B.V. Dual section module having shared and unshared mass flow controllers
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
JP5977002B2 (en) * 2011-08-25 2016-08-24 東京エレクトロン株式会社 Trench filling method and semiconductor integrated circuit device manufacturing method
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
US8946830B2 (en) 2012-04-04 2015-02-03 Asm Ip Holdings B.V. Metal oxide protective layer for a semiconductor device
KR101862547B1 (en) * 2012-04-13 2018-05-31 삼성전자주식회사 Method of forming a polysilicon layer and method of manufactruing semiconductir devices
US9558931B2 (en) 2012-07-27 2017-01-31 Asm Ip Holding B.V. System and method for gas-phase sulfur passivation of a semiconductor surface
US9659799B2 (en) 2012-08-28 2017-05-23 Asm Ip Holding B.V. Systems and methods for dynamic semiconductor process scheduling
US9021985B2 (en) 2012-09-12 2015-05-05 Asm Ip Holdings B.V. Process gas management for an inductively-coupled plasma deposition reactor
JP6022273B2 (en) * 2012-09-14 2016-11-09 株式会社日立国際電気 Semiconductor device manufacturing method, substrate processing method, substrate processing apparatus, and program
US9324811B2 (en) 2012-09-26 2016-04-26 Asm Ip Holding B.V. Structures and devices including a tensile-stressed silicon arsenic layer and methods of forming same
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
US8784951B2 (en) 2012-11-16 2014-07-22 Asm Ip Holding B.V. Method for forming insulation film using non-halide precursor having four or more silicons
US9640416B2 (en) 2012-12-26 2017-05-02 Asm Ip Holding B.V. Single-and dual-chamber module-attachable wafer-handling chamber
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
US9484191B2 (en) 2013-03-08 2016-11-01 Asm Ip Holding B.V. Pulsed remote plasma method and system
US9589770B2 (en) 2013-03-08 2017-03-07 Asm Ip Holding B.V. Method and systems for in-situ formation of intermediate reactive species
US8993054B2 (en) 2013-07-12 2015-03-31 Asm Ip Holding B.V. Method and system to reduce outgassing in a reaction chamber
US9018111B2 (en) 2013-07-22 2015-04-28 Asm Ip Holding B.V. Semiconductor reaction chamber with plasma capabilities
US9793115B2 (en) 2013-08-14 2017-10-17 Asm Ip Holding B.V. Structures and devices including germanium-tin films and methods of forming same
US9240412B2 (en) 2013-09-27 2016-01-19 Asm Ip Holding B.V. Semiconductor structure and device and methods of forming same using selective epitaxial process
US9556516B2 (en) 2013-10-09 2017-01-31 ASM IP Holding B.V Method for forming Ti-containing film by PEALD using TDMAT or TDEAT
US10179947B2 (en) 2013-11-26 2019-01-15 Asm Ip Holding B.V. Method for forming conformal nitrided, oxidized, or carbonized dielectric film by atomic layer deposition
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US9447498B2 (en) 2014-03-18 2016-09-20 Asm Ip Holding B.V. Method for performing uniform processing in gas system-sharing multiple reaction chambers
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US9404587B2 (en) 2014-04-24 2016-08-02 ASM IP Holding B.V Lockout tagout for semiconductor vacuum valve
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9543180B2 (en) 2014-08-01 2017-01-10 Asm Ip Holding B.V. Apparatus and method for transporting wafers between wafer carrier and process tool under vacuum
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US9657845B2 (en) 2014-10-07 2017-05-23 Asm Ip Holding B.V. Variable conductance gas distribution apparatus and method
KR102334110B1 (en) * 2014-10-24 2021-12-02 삼성전자주식회사 Method of forming a semiconductor device
KR102300403B1 (en) 2014-11-19 2021-09-09 에이에스엠 아이피 홀딩 비.브이. Method of depositing thin film
KR102263121B1 (en) 2014-12-22 2021-06-09 에이에스엠 아이피 홀딩 비.브이. Semiconductor device and manufacuring method thereof
US9478415B2 (en) 2015-02-13 2016-10-25 Asm Ip Holding B.V. Method for forming film having low resistance and shallow junction depth
JP6367734B2 (en) * 2015-02-18 2018-08-01 東京エレクトロン株式会社 Method and processing apparatus for filling recess
US10529542B2 (en) 2015-03-11 2020-01-07 Asm Ip Holdings B.V. Cross-flow reactor and method
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US9899291B2 (en) 2015-07-13 2018-02-20 Asm Ip Holding B.V. Method for protecting layer by forming hydrocarbon-based extremely thin film
US10043661B2 (en) 2015-07-13 2018-08-07 Asm Ip Holding B.V. Method for protecting layer by forming hydrocarbon-based extremely thin film
US10083836B2 (en) 2015-07-24 2018-09-25 Asm Ip Holding B.V. Formation of boron-doped titanium metal films with high work function
US10087525B2 (en) 2015-08-04 2018-10-02 Asm Ip Holding B.V. Variable gap hard stop design
US9647114B2 (en) 2015-08-14 2017-05-09 Asm Ip Holding B.V. Methods of forming highly p-type doped germanium tin films and structures and devices including the films
US9711345B2 (en) 2015-08-25 2017-07-18 Asm Ip Holding B.V. Method for forming aluminum nitride-based film by PEALD
US9960072B2 (en) 2015-09-29 2018-05-01 Asm Ip Holding B.V. Variable adjustment for precise matching of multiple chamber cavity housings
US9909214B2 (en) 2015-10-15 2018-03-06 Asm Ip Holding B.V. Method for depositing dielectric film in trenches by PEALD
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US10322384B2 (en) 2015-11-09 2019-06-18 Asm Ip Holding B.V. Counter flow mixer for process chamber
US9455138B1 (en) 2015-11-10 2016-09-27 Asm Ip Holding B.V. Method for forming dielectric film in trenches by PEALD using H-containing gas
US10121655B2 (en) 2015-11-20 2018-11-06 Applied Materials, Inc. Lateral plasma/radical source
US9905420B2 (en) 2015-12-01 2018-02-27 Asm Ip Holding B.V. Methods of forming silicon germanium tin films and structures and devices including the films
US9607837B1 (en) 2015-12-21 2017-03-28 Asm Ip Holding B.V. Method for forming silicon oxide cap layer for solid state diffusion process
US9627221B1 (en) 2015-12-28 2017-04-18 Asm Ip Holding B.V. Continuous process incorporating atomic layer etching
US9735024B2 (en) 2015-12-28 2017-08-15 Asm Ip Holding B.V. Method of atomic layer etching using functional group-containing fluorocarbon
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US9754779B1 (en) 2016-02-19 2017-09-05 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10468251B2 (en) 2016-02-19 2019-11-05 Asm Ip Holding B.V. Method for forming spacers using silicon nitride film for spacer-defined multiple patterning
US10501866B2 (en) 2016-03-09 2019-12-10 Asm Ip Holding B.V. Gas distribution apparatus for improved film uniformity in an epitaxial system
JP6690496B2 (en) * 2016-03-17 2020-04-28 東京エレクトロン株式会社 Film forming method and film forming apparatus
US10343920B2 (en) 2016-03-18 2019-07-09 Asm Ip Holding B.V. Aligned carbon nanotubes
US9892913B2 (en) 2016-03-24 2018-02-13 Asm Ip Holding B.V. Radial and thickness control via biased multi-port injection settings
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10087522B2 (en) 2016-04-21 2018-10-02 Asm Ip Holding B.V. Deposition of metal borides
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
KR102592471B1 (en) 2016-05-17 2023-10-20 에이에스엠 아이피 홀딩 비.브이. Method of forming metal interconnection and method of fabricating semiconductor device using the same
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
US10388509B2 (en) 2016-06-28 2019-08-20 Asm Ip Holding B.V. Formation of epitaxial layers via dislocation filtering
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
JP6661487B2 (en) 2016-07-13 2020-03-11 東京エレクトロン株式会社 Method of forming silicon nitride film
US9793135B1 (en) 2016-07-14 2017-10-17 ASM IP Holding B.V Method of cyclic dry etching using etchant film
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
KR102354490B1 (en) 2016-07-27 2022-01-21 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
KR102532607B1 (en) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method of operating the same
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10177025B2 (en) 2016-07-28 2019-01-08 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10395919B2 (en) 2016-07-28 2019-08-27 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10090316B2 (en) 2016-09-01 2018-10-02 Asm Ip Holding B.V. 3D stacked multilayer semiconductor memory using doped select transistor channel
US10410943B2 (en) 2016-10-13 2019-09-10 Asm Ip Holding B.V. Method for passivating a surface of a semiconductor and related systems
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10435790B2 (en) 2016-11-01 2019-10-08 Asm Ip Holding B.V. Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap
US10134757B2 (en) 2016-11-07 2018-11-20 Asm Ip Holding B.V. Method of processing a substrate and a device manufactured by using the method
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
US10340135B2 (en) 2016-11-28 2019-07-02 Asm Ip Holding B.V. Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride
KR102762543B1 (en) 2016-12-14 2025-02-05 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
KR102700194B1 (en) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
JP6728087B2 (en) 2017-02-22 2020-07-22 東京エレクトロン株式会社 Film forming method and film forming apparatus
US10529563B2 (en) 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
US10283353B2 (en) 2017-03-29 2019-05-07 Asm Ip Holding B.V. Method of reforming insulating film deposited on substrate with recess pattern
US10103040B1 (en) 2017-03-31 2018-10-16 Asm Ip Holding B.V. Apparatus and method for manufacturing a semiconductor device
USD830981S1 (en) 2017-04-07 2018-10-16 Asm Ip Holding B.V. Susceptor for semiconductor substrate processing apparatus
KR102457289B1 (en) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10446393B2 (en) 2017-05-08 2019-10-15 Asm Ip Holding B.V. Methods for forming silicon-containing epitaxial layers and related semiconductor device structures
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US10504742B2 (en) 2017-05-31 2019-12-10 Asm Ip Holding B.V. Method of atomic layer etching using hydrogen plasma
US10886123B2 (en) 2017-06-02 2021-01-05 Asm Ip Holding B.V. Methods for forming low temperature semiconductor layers and related semiconductor device structures
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10605530B2 (en) 2017-07-26 2020-03-31 Asm Ip Holding B.V. Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10312055B2 (en) 2017-07-26 2019-06-04 Asm Ip Holding B.V. Method of depositing film by PEALD using negative bias
JP6902958B2 (en) * 2017-08-02 2021-07-14 東京エレクトロン株式会社 Silicon film forming method and forming device
TWI815813B (en) 2017-08-04 2023-09-21 荷蘭商Asm智慧財產控股公司 Showerhead assembly for distributing a gas within a reaction chamber
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
JP6873007B2 (en) 2017-08-09 2021-05-19 東京エレクトロン株式会社 Silicon nitride film deposition method and film deposition equipment
JP6832808B2 (en) 2017-08-09 2021-02-24 東京エレクトロン株式会社 Silicon nitride film deposition method and film deposition equipment
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US10236177B1 (en) 2017-08-22 2019-03-19 ASM IP Holding B.V.. Methods for depositing a doped germanium tin semiconductor and related semiconductor device structures
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
KR102491945B1 (en) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
KR102401446B1 (en) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10607895B2 (en) 2017-09-18 2020-03-31 Asm Ip Holdings B.V. Method for forming a semiconductor device structure comprising a gate fill metal
KR102630301B1 (en) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10923344B2 (en) 2017-10-30 2021-02-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures
KR102443047B1 (en) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
WO2019103610A1 (en) 2017-11-27 2019-05-31 Asm Ip Holding B.V. Apparatus including a clean mini environment
CN111316417B (en) 2017-11-27 2023-12-22 阿斯莫Ip控股公司 Storage device for storing wafer cassettes for use with batch ovens
JP6929209B2 (en) 2017-12-04 2021-09-01 東京エレクトロン株式会社 Silicon nitride film deposition method and film deposition equipment
US10290508B1 (en) 2017-12-05 2019-05-14 Asm Ip Holding B.V. Method for forming vertical spacers for spacer-defined patterning
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
TWI852426B (en) 2018-01-19 2024-08-11 荷蘭商Asm Ip私人控股有限公司 Deposition method
WO2019142055A2 (en) 2018-01-19 2019-07-25 Asm Ip Holding B.V. Method for depositing a gap-fill layer by plasma-assisted deposition
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US10535516B2 (en) 2018-02-01 2020-01-14 Asm Ip Holdings B.V. Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
CN111699278B (en) 2018-02-14 2023-05-16 Asm Ip私人控股有限公司 Method for depositing ruthenium-containing film on substrate by cyclic deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102492302B1 (en) 2018-03-20 2023-01-27 삼성전자주식회사 Semiconductor device and method for manufacturing the same
EP3553815A3 (en) * 2018-03-20 2020-01-08 Samsung Electronics Co., Ltd. Semiconductor device and method for manufacturing the same
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US10510536B2 (en) 2018-03-29 2019-12-17 Asm Ip Holding B.V. Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber
KR102501472B1 (en) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. Substrate processing method
KR102600229B1 (en) 2018-04-09 2023-11-10 에이에스엠 아이피 홀딩 비.브이. Substrate supporting device, substrate processing apparatus including the same and substrate processing method
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
TWI811348B (en) 2018-05-08 2023-08-11 荷蘭商Asm 智慧財產控股公司 Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US12272527B2 (en) 2018-05-09 2025-04-08 Asm Ip Holding B.V. Apparatus for use with hydrogen radicals and method of using same
KR20190129718A (en) 2018-05-11 2019-11-20 에이에스엠 아이피 홀딩 비.브이. Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
TWI840362B (en) 2018-06-04 2024-05-01 荷蘭商Asm Ip私人控股有限公司 Wafer handling chamber with moisture reduction
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
JP7674105B2 (en) 2018-06-27 2025-05-09 エーエスエム・アイピー・ホールディング・ベー・フェー Cyclic deposition methods for forming metal-containing materials and films and structures including metal-containing materials - Patents.com
TWI815915B (en) 2018-06-27 2023-09-21 荷蘭商Asm Ip私人控股有限公司 Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
KR102686758B1 (en) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
JP7085929B2 (en) 2018-07-13 2022-06-17 東京エレクトロン株式会社 Film formation method
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
US10483099B1 (en) 2018-07-26 2019-11-19 Asm Ip Holding B.V. Method for forming thermally stable organosilicon polymer film
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102707956B1 (en) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (en) 2018-10-01 2024-10-25 Asmip控股有限公司 Substrate holding apparatus, system comprising the same and method of using the same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
KR102605121B1 (en) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US10381219B1 (en) 2018-10-25 2019-08-13 Asm Ip Holding B.V. Methods for forming a silicon nitride film
US12378665B2 (en) 2018-10-26 2025-08-05 Asm Ip Holding B.V. High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
WO2020093013A1 (en) * 2018-11-01 2020-05-07 Lam Research Corporation Method for generating high quality plasma for enhanced atomic layer deposition
KR102748291B1 (en) 2018-11-02 2024-12-31 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10559458B1 (en) 2018-11-26 2020-02-11 Asm Ip Holding B.V. Method of forming oxynitride film
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (en) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method and system for forming device structures using selective deposition of gallium nitride - Patents.com
TWI819180B (en) 2019-01-17 2023-10-21 荷蘭商Asm 智慧財產控股公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
KR102727227B1 (en) 2019-01-22 2024-11-07 에이에스엠 아이피 홀딩 비.브이. Semiconductor processing device
JP7090568B2 (en) 2019-01-30 2022-06-24 東京エレクトロン株式会社 Film formation method
CN111524788B (en) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 Method for forming topologically selective films of silicon oxide
JP7603377B2 (en) 2019-02-20 2024-12-20 エーエスエム・アイピー・ホールディング・ベー・フェー Method and apparatus for filling recesses formed in a substrate surface - Patents.com
KR20200102357A (en) 2019-02-20 2020-08-31 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for plug fill deposition in 3-d nand applications
JP7509548B2 (en) 2019-02-20 2024-07-02 エーエスエム・アイピー・ホールディング・ベー・フェー Cyclic deposition method and apparatus for filling recesses formed in a substrate surface - Patents.com
KR102626263B1 (en) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. Cyclical deposition method including treatment step and apparatus for same
TWI842826B (en) 2019-02-22 2024-05-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus and method for processing substrate
US11742198B2 (en) 2019-03-08 2023-08-29 Asm Ip Holding B.V. Structure including SiOCN layer and method of forming same
KR102782593B1 (en) 2019-03-08 2025-03-14 에이에스엠 아이피 홀딩 비.브이. Structure Including SiOC Layer and Method of Forming Same
US11424119B2 (en) 2019-03-08 2022-08-23 Asm Ip Holding B.V. Method for selective deposition of silicon nitride layer and structure including selectively-deposited silicon nitride layer
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door openers and substrate processing equipment provided with door openers
KR102809999B1 (en) 2019-04-01 2025-05-19 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
KR20200123380A (en) 2019-04-19 2020-10-29 에이에스엠 아이피 홀딩 비.브이. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR20200130118A (en) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. Method for Reforming Amorphous Carbon Polymer Film
KR20200130121A (en) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR20200130652A (en) 2019-05-10 2020-11-19 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP7612342B2 (en) 2019-05-16 2025-01-14 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
JP7598201B2 (en) 2019-05-16 2024-12-11 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141003A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system including a gas detector
KR20200141931A (en) 2019-06-10 2020-12-21 에이에스엠 아이피 홀딩 비.브이. Method for cleaning quartz epitaxial chambers
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR20210005515A (en) 2019-07-03 2021-01-14 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
CN112216646A (en) 2019-07-10 2021-01-12 Asm Ip私人控股有限公司 Substrate supporting assembly and substrate processing device comprising same
KR20210010307A (en) 2019-07-16 2021-01-27 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR20210010816A (en) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Radical assist ignition plasma system and method
US11688603B2 (en) 2019-07-17 2023-06-27 Asm Ip Holding B.V. Methods of forming silicon germanium structures
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
KR20210010817A (en) 2019-07-19 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
TWI839544B (en) 2019-07-19 2024-04-21 荷蘭商Asm Ip私人控股有限公司 Method of forming topology-controlled amorphous carbon polymer film
TWI851767B (en) 2019-07-29 2024-08-11 荷蘭商Asm Ip私人控股有限公司 Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
CN112309899A (en) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 Substrate processing apparatus
KR20210015655A (en) 2019-07-30 2021-02-10 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method
CN112309900A (en) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 Substrate processing apparatus
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
CN118422165A (en) 2019-08-05 2024-08-02 Asm Ip私人控股有限公司 Liquid level sensor for chemical source container
CN112342526A (en) 2019-08-09 2021-02-09 Asm Ip私人控股有限公司 Heater assembly including cooling device and method of using same
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
JP2021031769A (en) 2019-08-21 2021-03-01 エーエスエム アイピー ホールディング ビー.ブイ. Production apparatus of mixed gas of film deposition raw material and film deposition apparatus
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
KR20210024420A (en) 2019-08-23 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR102806450B1 (en) 2019-09-04 2025-05-12 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR102733104B1 (en) 2019-09-05 2024-11-22 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process
KR20210042810A (en) 2019-10-08 2021-04-20 에이에스엠 아이피 홀딩 비.브이. Reactor system including a gas distribution assembly for use with activated species and method of using same
TWI846953B (en) 2019-10-08 2024-07-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
KR20210043460A (en) 2019-10-10 2021-04-21 에이에스엠 아이피 홀딩 비.브이. Method of forming a photoresist underlayer and structure including same
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en) 2019-10-16 2024-03-11 荷蘭商Asm Ip私人控股有限公司 Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR102845724B1 (en) 2019-10-21 2025-08-13 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
KR20210050453A (en) 2019-10-25 2021-05-07 에이에스엠 아이피 홀딩 비.브이. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR20210054983A (en) 2019-11-05 2021-05-14 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
TWI884186B (en) 2019-11-20 2025-05-21 荷蘭商Asm Ip私人控股有限公司 Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
US11450529B2 (en) 2019-11-26 2022-09-20 Asm Ip Holding B.V. Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112951697B (en) 2019-11-26 2025-07-29 Asmip私人控股有限公司 Substrate processing apparatus
CN112885693B (en) 2019-11-29 2025-06-10 Asmip私人控股有限公司 Substrate processing apparatus
CN112885692B (en) 2019-11-29 2025-08-15 Asmip私人控股有限公司 Substrate processing apparatus
JP7527928B2 (en) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
CN112992667A (en) 2019-12-17 2021-06-18 Asm Ip私人控股有限公司 Method of forming vanadium nitride layer and structure including vanadium nitride layer
US11527403B2 (en) 2019-12-19 2022-12-13 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
TW202140135A (en) 2020-01-06 2021-11-01 荷蘭商Asm Ip私人控股有限公司 Gas supply assembly and valve plate assembly
KR20210089079A (en) 2020-01-06 2021-07-15 에이에스엠 아이피 홀딩 비.브이. Channeled lift pin
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR20210093163A (en) 2020-01-16 2021-07-27 에이에스엠 아이피 홀딩 비.브이. Method of forming high aspect ratio features
KR102675856B1 (en) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
JP2021115573A (en) 2020-01-29 2021-08-10 エーエスエム・アイピー・ホールディング・ベー・フェー Pollutant trap system for reactor system
TW202513845A (en) 2020-02-03 2025-04-01 荷蘭商Asm Ip私人控股有限公司 Semiconductor structures and methods for forming the same
TW202146882A (en) 2020-02-04 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
KR20210103956A (en) 2020-02-13 2021-08-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus including light receiving device and calibration method of light receiving device
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
CN113410160A (en) 2020-02-28 2021-09-17 Asm Ip私人控股有限公司 System specially used for cleaning parts
TW202139347A (en) 2020-03-04 2021-10-16 荷蘭商Asm Ip私人控股有限公司 Reactor system, alignment fixture, and alignment method
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
KR20210116249A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. lockout tagout assembly and system and method of using same
CN113394086A (en) 2020-03-12 2021-09-14 Asm Ip私人控股有限公司 Method for producing a layer structure having a target topological profile
US12173404B2 (en) 2020-03-17 2024-12-24 Asm Ip Holding B.V. Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (en) 2020-04-02 2025-01-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
KR102719377B1 (en) 2020-04-03 2024-10-17 에이에스엠 아이피 홀딩 비.브이. Method For Forming Barrier Layer And Method For Manufacturing Semiconductor Device
KR20210125923A (en) 2020-04-08 2021-10-19 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching silicon oxide films
KR20210128343A (en) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. Method of forming chromium nitride layer and structure including the chromium nitride layer
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
TW202143328A (en) 2020-04-21 2021-11-16 荷蘭商Asm Ip私人控股有限公司 Method for adjusting a film stress
JP2021172585A (en) 2020-04-24 2021-11-01 エーエスエム・アイピー・ホールディング・ベー・フェー Methods and equipment for stabilizing vanadium compounds
KR20210132605A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Vertical batch furnace assembly comprising a cooling gas supply
US11898243B2 (en) 2020-04-24 2024-02-13 Asm Ip Holding B.V. Method of forming vanadium nitride-containing layer
TW202208671A (en) 2020-04-24 2022-03-01 荷蘭商Asm Ip私人控股有限公司 Methods of forming structures including vanadium boride and vanadium phosphide layers
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
KR102783898B1 (en) 2020-04-29 2025-03-18 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
JP7726664B2 (en) 2020-05-04 2025-08-20 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing system for processing a substrate
KR102788543B1 (en) 2020-05-13 2025-03-27 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
TW202146699A (en) 2020-05-15 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system
TW202147383A (en) 2020-05-19 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus
KR102795476B1 (en) 2020-05-21 2025-04-11 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
KR20210145079A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Flange and apparatus for processing substrates
TWI873343B (en) 2020-05-22 2025-02-21 荷蘭商Asm Ip私人控股有限公司 Reaction system for forming thin film on substrate
TW202212650A (en) 2020-05-26 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Method for depositing boron and gallium containing silicon germanium layers
TWI876048B (en) 2020-05-29 2025-03-11 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
TW202212620A (en) 2020-06-02 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
KR20210156219A (en) 2020-06-16 2021-12-24 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron containing silicon germanium layers
TW202218133A (en) 2020-06-24 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method for forming a layer provided with silicon
TWI873359B (en) 2020-06-30 2025-02-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
TW202202649A (en) 2020-07-08 2022-01-16 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
TWI864307B (en) 2020-07-17 2024-12-01 荷蘭商Asm Ip私人控股有限公司 Structures, methods and systems for use in photolithography
TWI878570B (en) 2020-07-20 2025-04-01 荷蘭商Asm Ip私人控股有限公司 Method and system for depositing molybdenum layers
KR20220011092A (en) 2020-07-20 2022-01-27 에이에스엠 아이피 홀딩 비.브이. Method and system for forming structures including transition metal layers
TW202219303A (en) 2020-07-27 2022-05-16 荷蘭商Asm Ip私人控股有限公司 Thin film deposition process
KR20220021863A (en) 2020-08-14 2022-02-22 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
TW202228863A (en) 2020-08-25 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method for cleaning a substrate, method for selectively depositing, and reaction system
TWI874701B (en) 2020-08-26 2025-03-01 荷蘭商Asm Ip私人控股有限公司 Method of forming metal silicon oxide layer and metal silicon oxynitride layer
TW202229601A (en) 2020-08-27 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method of forming patterned structures, method of manipulating mechanical property, device structure, and substrate processing system
TW202217045A (en) 2020-09-10 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Methods for depositing gap filing fluids and related systems and devices
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
JP2022049449A (en) 2020-09-16 2022-03-29 東京エレクトロン株式会社 SiN FILM EMBEDDING METHOD AND FILM FORMING DEVICE
KR20220036866A (en) 2020-09-16 2022-03-23 에이에스엠 아이피 홀딩 비.브이. Silicon oxide deposition method
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
KR20220041751A (en) 2020-09-25 2022-04-01 에이에스엠 아이피 홀딩 비.브이. Semiconductor processing method
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
KR20220045900A (en) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. Deposition method and an apparatus for depositing a silicon-containing material
CN114293174A (en) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 Gas supply unit and substrate processing apparatus including the same
TW202229613A (en) 2020-10-14 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing material on stepped structure
KR20220050048A (en) 2020-10-15 2022-04-22 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device, and substrate treatment apparatus using ether-cat
KR20220053482A (en) 2020-10-22 2022-04-29 에이에스엠 아이피 홀딩 비.브이. Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Asm Ip私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
TW202229620A (en) 2020-11-12 2022-08-01 特文特大學 Deposition system, method for controlling reaction condition, method for depositing
TW202229795A (en) 2020-11-23 2022-08-01 荷蘭商Asm Ip私人控股有限公司 A substrate processing apparatus with an injector
TW202235649A (en) 2020-11-24 2022-09-16 荷蘭商Asm Ip私人控股有限公司 Methods for filling a gap and related systems and devices
KR20220076343A (en) 2020-11-30 2022-06-08 에이에스엠 아이피 홀딩 비.브이. an injector configured for arrangement within a reaction chamber of a substrate processing apparatus
US12255053B2 (en) 2020-12-10 2025-03-18 Asm Ip Holding B.V. Methods and systems for depositing a layer
TW202233884A (en) 2020-12-14 2022-09-01 荷蘭商Asm Ip私人控股有限公司 Method of forming structures for threshold voltage control
CN114639631A (en) 2020-12-16 2022-06-17 Asm Ip私人控股有限公司 Fixing device for measuring jumping and swinging
TW202232639A (en) 2020-12-18 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Wafer processing apparatus with a rotatable table
TW202226899A (en) 2020-12-22 2022-07-01 荷蘭商Asm Ip私人控股有限公司 Plasma treatment device having matching box
TW202242184A (en) 2020-12-22 2022-11-01 荷蘭商Asm Ip私人控股有限公司 Precursor capsule, precursor vessel, vapor deposition assembly, and method of loading solid precursor into precursor vessel
TW202231903A (en) 2020-12-22 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate
CN113013171A (en) * 2021-03-01 2021-06-22 长江存储科技有限责任公司 3D NAND memory device, manufacturing method thereof and semiconductor machine
JP7549556B2 (en) * 2021-03-18 2024-09-11 キオクシア株式会社 Semiconductor manufacturing method and semiconductor manufacturing apparatus
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD1023959S1 (en) 2021-05-11 2024-04-23 Asm Ip Holding B.V. Electrode for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD1060598S1 (en) 2021-12-03 2025-02-04 Asm Ip Holding B.V. Split showerhead cover

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030068855A1 (en) * 2000-02-22 2003-04-10 Moore John T. Method for forming protective films and spacers
US20050085054A1 (en) * 2003-10-15 2005-04-21 Chakravarti Ashima B. Deposition of carbon and nitrogen doped poly silicon films, and retarded boron diffusion and improved poly depletion
US20050186755A1 (en) * 2004-02-19 2005-08-25 Smythe John A.Iii Sub-micron space liner and densification process
US20090029532A1 (en) * 2007-07-23 2009-01-29 Industrial Technology Research Institute Method for forming a microcrystalline silicon film
US20100311251A1 (en) * 2009-06-04 2010-12-09 Tokyo Electron Limited Batch processing method for forming structure including amorphous carbon film
US20100314672A1 (en) * 2009-06-11 2010-12-16 Sony Corporation Semiconductor device, method for manufacturing same, and solid-state image sensing device
US20110275197A1 (en) * 2010-05-04 2011-11-10 Park Hong-Bum Semiconductor memory device, method of forming the same, and memory system

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003258082A (en) * 2002-03-04 2003-09-12 Toshiba Corp Manufacturing method for semiconductor device
JP2004273519A (en) * 2003-03-05 2004-09-30 Clariant (Japan) Kk Method of forming trench isolation structure
JP2005347636A (en) * 2004-06-04 2005-12-15 Az Electronic Materials Kk Method for forming trench isolation structure
CN100554506C (en) * 2005-03-09 2009-10-28 东京毅力科创株式会社 Film that semiconductor processes is used and device
US7498273B2 (en) * 2006-05-30 2009-03-03 Applied Materials, Inc. Formation of high quality dielectric films of silicon dioxide for STI: usage of different siloxane-based precursors for harp II—remote plasma enhanced deposition processes
JP2008124211A (en) * 2006-11-10 2008-05-29 Fujitsu Ltd Method for manufacturing semiconductor device
KR101446331B1 (en) * 2008-02-13 2014-10-02 삼성전자주식회사 Method of manufacturing semiconductor device
JP5155070B2 (en) * 2008-09-02 2013-02-27 株式会社日立国際電気 Semiconductor device manufacturing method, substrate processing method, and substrate processing apparatus
JP4967066B2 (en) * 2010-04-27 2012-07-04 東京エレクトロン株式会社 Method and apparatus for forming amorphous silicon film
JP5490753B2 (en) * 2010-07-29 2014-05-14 東京エレクトロン株式会社 Trench filling method and film forming system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030068855A1 (en) * 2000-02-22 2003-04-10 Moore John T. Method for forming protective films and spacers
US20050085054A1 (en) * 2003-10-15 2005-04-21 Chakravarti Ashima B. Deposition of carbon and nitrogen doped poly silicon films, and retarded boron diffusion and improved poly depletion
US20050186755A1 (en) * 2004-02-19 2005-08-25 Smythe John A.Iii Sub-micron space liner and densification process
US7112513B2 (en) 2004-02-19 2006-09-26 Micron Technology, Inc. Sub-micron space liner and densification process
US20090029532A1 (en) * 2007-07-23 2009-01-29 Industrial Technology Research Institute Method for forming a microcrystalline silicon film
US20100311251A1 (en) * 2009-06-04 2010-12-09 Tokyo Electron Limited Batch processing method for forming structure including amorphous carbon film
US20100314672A1 (en) * 2009-06-11 2010-12-16 Sony Corporation Semiconductor device, method for manufacturing same, and solid-state image sensing device
US20110275197A1 (en) * 2010-05-04 2011-11-10 Park Hong-Bum Semiconductor memory device, method of forming the same, and memory system

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120028437A1 (en) * 2010-07-29 2012-02-02 Tokyo Electron Limited Trench-filling method and film-forming system
US8722510B2 (en) * 2010-07-29 2014-05-13 Tokyo Electron Limited Trench-filling method and film-forming system
US20120178264A1 (en) * 2010-12-21 2012-07-12 Tokyo Electron Limited Method and apparatus for forming silicon nitride film
US8753984B2 (en) * 2010-12-21 2014-06-17 Tokyo Electron Limited Method and apparatus for forming silicon nitride film
US20140187025A1 (en) * 2012-12-27 2014-07-03 Tokyo Electron Limited Method of forming silicon film and film forming apparatus
US20140187024A1 (en) * 2012-12-27 2014-07-03 Tokyo Electron Limited Method of forming seed layer, method of forming silicon film, and film forming apparatus
US9263256B2 (en) * 2012-12-27 2016-02-16 Tokyo Electron Limited Method of forming seed layer, method of forming silicon film, and film forming apparatus
US9293323B2 (en) * 2012-12-27 2016-03-22 Tokyo Electron Limited Method of forming silicon film
US20150064929A1 (en) * 2013-09-05 2015-03-05 United Microelectronics Corp. Method of gap filling
US20150270160A1 (en) * 2014-03-19 2015-09-24 Tokyo Electron Limited Method and apparatus for forming silicon oxide film

Also Published As

Publication number Publication date
TW201243998A (en) 2012-11-01
CN102543830B (en) 2015-02-11
TWI509737B (en) 2015-11-21
KR101458010B1 (en) 2014-11-04
KR20120074208A (en) 2012-07-05
CN102543830A (en) 2012-07-04
US20120164842A1 (en) 2012-06-28
JP5675331B2 (en) 2015-02-25
JP2012138501A (en) 2012-07-19

Similar Documents

Publication Publication Date Title
US8455369B2 (en) Trench embedding method
US8753984B2 (en) Method and apparatus for forming silicon nitride film
US20120164327A1 (en) Film-forming method and film-forming apparatus for forming silicon oxide film on tungsten film or tungsten oxide film
JP6860605B2 (en) Semiconductor device manufacturing methods, substrate processing devices, and programs
CN102347266B (en) Trench-filling method and film-forming system
US8945339B2 (en) Film formation apparatus
US8431494B2 (en) Film formation method and film formation apparatus
KR101983437B1 (en) Method of manufacturing semiconductor device, substrate processing apparatus, and program
CN107112235B (en) Manufacturing method of semiconductor device, substrate processing apparatus, and recording medium
KR101858345B1 (en) Method of manufacturing semiconductor device, substrate processing apparatus, and program
JP2012199306A (en) Deposition method and deposition apparatus
JP2018157095A (en) Semiconductor device manufacturing method, substrate processing apparatus, and program
US8518834B2 (en) Method and apparatus for forming oxide film on carbon film
KR20200011495A (en) Method for manufacturing semiconductor device, substrate processing apparatus and program
KR102789645B1 (en) Substrate processing apparatus, method of manufacturing semiconductor device, substrate processing method and program
US9460913B2 (en) Film-forming method for forming silicon oxide film on tungsten film or tungsten oxide film
US9466476B2 (en) Film-forming method for forming silicon oxide film on tungsten film or tungsten oxide film
JP2017034067A (en) Substrate processing apparatus, semiconductor device manufacturing method using the same, and program used therefor
EP4117023A1 (en) Method of processing substrate, substrate processing apparatus, and recording medium
TWI831204B (en) Semiconductor device manufacturing method, substrate processing method, substrate processing device and program
US20230162977A1 (en) Substrate processing method and substrate processing apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOKYO ELECTRON LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WATANABE, MASAHISA;OKADA, MITSUHIRO;SIGNING DATES FROM 20111219 TO 20111221;REEL/FRAME:027453/0041

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12