US5504749A - Apparatus for reading out address information - Google Patents

Apparatus for reading out address information Download PDF

Info

Publication number
US5504749A
US5504749A US08/334,389 US33438994A US5504749A US 5504749 A US5504749 A US 5504749A US 33438994 A US33438994 A US 33438994A US 5504749 A US5504749 A US 5504749A
Authority
US
United States
Prior art keywords
control signal
symbols
latch
data bus
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/334,389
Other languages
English (en)
Inventor
Young-chang Cheon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEON, YOUNG-CHANG
Application granted granted Critical
Publication of US5504749A publication Critical patent/US5504749A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40052—High-speed IEEE 1394 serial bus
    • H04L12/40071—Packet processing; Packet format
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40169—Flexible bus arrangements

Definitions

  • the present invention relates to an address information reading-out apparatus of a fiber-distributed data interface (FDDI) system, and more particularly, to an address information reading-out apparatus for automatically converting 8-bit data into 16-bit data.
  • FDDI fiber-distributed data interface
  • an FDDI system is a high speed local network standard succeeding Ethernet (IEEE802.3) and a token ring network (IEEE802.5), for corresponding to the need of a high speed data transmission and is standardized by a task group (X3T9.5) of the American National Standard Institute.
  • the FDDI system is a high speed (100Mbps) network and is being put to practical use under the interest of businesses and computer manufacturers.
  • FIG. 1 is a diagram for illustrating the concept of a conventional FDDI network.
  • An FDDI station 1, an FDDI station 2 and an FDDI station 3 are connected to an Ethernet A, an Ethernet B and an Ethernet C, respectively.
  • FDDI station 1 transmits data to FDDI station 2
  • FDDI station 2 transmits data to FDDI station 3
  • FDDI station 3 transmits data to FDDI station 1, thereby forming a network.
  • Ethernet A wants to transmit data to Ethernet B
  • FDDI station 1 receives data from Ethernet A and transmits it to FDDI station 2.
  • FDDI station 2 recognizes the destination address of the received data. If the destination address is "B,” FDDI station 2 transmits the data to Ethernet B.
  • the station transmits the data to the corresponding Ethernet. This process is called a forwarding operation. (Here, if the detected destination address is not in the corresponding Ethernet, the forwarding operation is not performed.)
  • each of the FDDI stations receives the data produced by itself.
  • the packet is made by an FDDI station itself, the packet must be removed to prevent an endless circulation within the network.
  • the packet transmitted from an FDDI station returns to the FDDI station itself, the packet is to be removed by the FDDI station. This process is called a stripping operation.
  • FIG. 2 is a block diagram of a conventional FDDI station system.
  • the FDDI station system relates to a packet filtering and a stripping logic construction.
  • a packet received from a physical layer 40 of the FDDI network transmission cable is input to an FDDI controller 30 as 8-bit data.
  • FDDI controller 30 converts the 8-bit data of the received packet into 32-bit data and writes it in a memory 20.
  • FDDI controller 30 transmits a control signal for indicating the termination of the packet reception to a central processing unit (CPU) 10.
  • CPU 10 performs a forwarding program, constructs a database, and searches the destination address of the packet.
  • the forwarding rate is dropped due to the excessive load on the system's CPU. That is, when the forwarding of the received packet is determined according to a processing program, the packet transmission rate between the networks is lowered, thereby deteriorating the performance of the system.
  • an object of the present invention to provide an address information reading-out apparatus for converting 8-bit data of a packet to be received into 16-bit data, by realizing a packet forwarding by hardware, not software using a processing program.
  • an address information reading-out apparatus of a FDDI network system for transmitting packet data having a plurality of m-bit symbols comprises: an m-bit data bus; an n ⁇ m-bit data bus; control signal generating means for detecting a part of start and control symbols among the plurality of m-bit symbols received via the m-bit data bus, and generating control signals; input latch means for alternately latching address symbols having an odd number and address symbols having an even number among the plurality of m-bit symbols, in response to control signals of the control signal generating means; output latch means for latching a pair of address symbols from the input latch means in response to control signals of the control signal generating means and outputting the latched pair of address symbols onto the n ⁇ m-bit data bus; and content addressable memory means for receiving the pair of address symbols from the n ⁇ m-bit data bus in response to control signals of the control signal generating means, determining whether the input symbols match predetermined address information, and if so, generating
  • the control signal generating means comprises a first detector for generating a first detection signal by detecting the start symbol of the start and control symbols, a second detector for generating a second detection signal by detecting the control symbol of the start and control symbols, state machine means for generating an odd number latch control signal, an even number latch control signal, an output latch enable control signal and state control signals, which are synchronized with a first clock signal, in response to the first and second detection signals, and memory control machine means for generating an enable control signal and a write control signal of the content addressable memory means, which are synchronized with a second clock signal, in response to the state control signals.
  • the input latch means comprises first latch means connected to the m-bit data bus, for latching an odd number address symbol, in response to the odd number latch control signal, and the second latch means connected to the m-bit data bus, for latching an even number address symbol, in response to the even number latch control signal.
  • the output latch means comprises third latch means connected to the first latch means and enabled by the output latch enable control signal, for latching the output of the first latch means in response to the odd number latch control signal, and fourth latch means connected to the second latch means and enabled by the output latch enable control signal, for latching the output of the second latch means in response to the even number latch control signal.
  • an apparatus reads out address information among the received m-bit packet data using an n ⁇ m-bit content addressable memory and performs forwarding and stripping operations by hardware, thereby reducing the load to central processing unit of the system.
  • FIG. 1 is a diagram for illustrating the concept of a conventional FDDI network
  • FIG. 2 is a block diagram of a conventional FDDI station
  • FIG. 3 is a block diagram of an address information reading-out apparatus of an FDDI station according to the present invention.
  • FIG. 4 is a diagram of the data format of an FDDI packet.
  • FIGS. 5A-5J illustrate an operation timing diagram of the address information reading-out apparatus of FIG. 3.
  • the address information reading-out apparatus includes an 8-bit data bus 50, a 16-bit data bus 60, a control signal generating circuit 70, an input latch 80, an output latch 90 and a content-addressable memory (CAM) 100.
  • CAM content-addressable memory
  • FIG. 4 is a diagram of the data format of a FDDI packet.
  • the packet format is a data format converted from serial bit-unit data into byte-unit data using an FDDI controller.
  • JK is a symbol pattern indicating the start of the packet
  • FC is a frame controlling symbol
  • D1-D6 are destination addresses
  • S1-S6 are source addresses
  • the user's information is contained in the main data block of the packet
  • FCS frame check sequence
  • Control signal generating means 70 comprises a first detector 72 for generating a first detection signal DS1 by detecting the start symbol JK of the 2-byte control symbols, a second detector 74 for generating a second detection signal DS2 by detecting frame control symbol FC of the 2-byte control symbols, a state machine 76 for generating an odd number latch control signal C1, an even number latch control signal C2, an output latch enable control signal C3 and state control signals SM1-SM4, which are synchronized with the first clock signal, in response to the first and second detection signals DS1 and DS2, and a memory control machine 78 for receiving the state machine control signals SM1-SM4, decoding the received signals and generating an enable control signal C4 and a write control signal C5, which are synchronized with the second clock signal.
  • the input latch 80 comprises a first latch 82 connected to an m-bit data bus 50, for latching an odd number destination or source address symbols in response to the odd number latch control signal C1, and a second latch 84 connected to the m-bit data bus 50, for latching an even number destination or source address symbols in response to the even number latch control signal C2.
  • the output latch 90 comprises a third latch 92 connected to the first latch 82 and enabled by the output latch enable control signal C3, for latching the output of the first latch 82 in response to odd number latch control signal C2, and a fourth latch 94 connected to the second latch 84 and enabled by the output latch enable control signal C3, for latching the output of the second latch 84 in response to even number latch control signal C1.
  • FIGS. 5A-5J constitute a timing diagram of the forwarding operation of the address information reading-out apparatus of FIG. 3.
  • FIG. 5A is the first clock signal (12.5MHz)
  • FIG. 5B is a received packet data stream to be supplied to 8-bit data bus 50
  • FIG. 5C is the first detection signal DS1 output from the first detector 72 for receiving start symbol JK
  • FIG. 5D is the second detection signal DS2 output from the second detector 74 for receiving frame control symbol FC
  • FIG. 5E is odd number latch control signal C1
  • FIG. 5F is even number latch control signal C2
  • FIG. 5G is output latch enable control signal C3
  • FIG. 5H is write control signal C5
  • FIG. 5I is enable control signal C4
  • FIG. 5J is a 16-bit data stream received from 16-bit data bus 60 to be written in CAM 100.
  • the received data is input to the first detector 72 via 8-bit data bus 50.
  • the first detector 72 detects start symbol JK, thereby indicating the beginning of the packet, generates the first detection signal DS1 (FIG. 5C) and applies it to state machine 76.
  • Frame control symbol FC (1001 XXXX) being the next symbol of the packet data, is input to second detector 74.
  • the second detector 74 interprets the symbol data, generates the second detection signal DS2 (FIG. 5D) and applies it to state machine 76.
  • State machine 76 determines that the packet data is being received from the FDDI network when the first and the second detection signals DS1 and DS2 in synchronization with the first clock signal are received.
  • the state machine generates control signals C1, C2, C3 and SM1-SM4 for writing destination addresses D1-D6 into CAM 100 as 16-bit data, in order to perform the forwarding operation.
  • the destination address information is composed of six bytes and is written into CAM 100 three times in 16-bit units.
  • First latch 82 latches destination address D1 at the rising edge 102 of odd number latch control signal C1 (FIG. 5E).
  • Second latch 84 latches destination address D2 at the rising edge 104 of even number latch control signal C2 (FIG. 5F).
  • input latch 80 alternately latches odd number address symbols D1, D3, D5 and even number address symbols D2, D4, D6 in the first and second latches in sequence.
  • Output latch 90 is enabled by output latch enable control signal C3 (FIG. 5G) transitted in a ⁇ low ⁇ state just after destination addresses D1 and D2 are latched in input latch 80.
  • the third latch 92 latches destination address D1 output from the first latch, at the next rising edge 106 of odd number latch control signal C3, and the fourth latch 94 latches destination address D2 output from the second latch, at the next rising edge 108 of even number latch control signal C2.
  • input latch 80 and output latch 90 alternately latch 8-bit symbols from 8-bit data bus 50 and output the latched symbols onto 16-bit data bus 60.
  • state control signals SM1-SM4 generated from state machine 76 are supplied to a memory control machine 78.
  • Memory control machine 78 decodes state control signals SM1-SM4 and generates enable control signal C4 (FIG. 5I) and write control signal (FIG. 5H) which are synchronized with the second clock signal (25MHz) supplied from the system.
  • CAM 100 When the destination address is completely written in CAM 100 by repeating the above operation three times, CAM 100 then generates a reading-out signal according to whether the address symbol matches the predetermined address information and provides the reading-out signal to the CPU of the system.
  • the determination of whether the address symbol matches the predetermined address information is accomplished by writing the destination address symbol.
  • the address information decides whether the forwarding is performed, that is, the forwarding operation is performed when the address symbol and the predetermined address information match and the reading-out signal is to be generated. Likewise, when the address symbol and the predetermined address information do not match, the forwarding operation is not performed.
  • the determination of whether the address symbol matches the address information is accomplished by writing the source address symbol, the performance of the stripping operation is determined.
  • the apparatus of the present invention converts the packet data stream received from the FDDI network into a 16-bit data format, writes the data in a content-addressable memory and reads out the written data.
  • the forwarding and stripping operations can be performed via hardware, and the excessive loading of the system's CPU, which is caused by processing the software, can be reduced, thereby enhancing the performance of the system while enabling compatibility with other network systems.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
US08/334,389 1994-01-18 1994-11-03 Apparatus for reading out address information Expired - Lifetime US5504749A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR94-880 1994-01-18
KR1019940000880A KR970007249B1 (ko) 1994-01-18 1994-01-18 데이타버스폭 변환장치

Publications (1)

Publication Number Publication Date
US5504749A true US5504749A (en) 1996-04-02

Family

ID=19375882

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/334,389 Expired - Lifetime US5504749A (en) 1994-01-18 1994-11-03 Apparatus for reading out address information

Country Status (3)

Country Link
US (1) US5504749A (ja)
JP (1) JP3516998B2 (ja)
KR (1) KR970007249B1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5617544A (en) * 1994-12-23 1997-04-01 United Technologies Corporation Interface having receive and transmit message label memories for providing communication between a host computer and a bus
US5809027A (en) * 1995-07-24 1998-09-15 Electronics & Telecommunications Research Institute Arbitration switching system and a method of arbitration switching in a high-speed packet switching system with a parallel common bus type
US11277855B2 (en) * 2017-06-12 2022-03-15 Qualcomm Incorporated Techniques and apparatuses for signaling regarding control region size

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235593A (en) * 1989-12-01 1993-08-10 National Semiconductor Corporation Ring latency timer

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235593A (en) * 1989-12-01 1993-08-10 National Semiconductor Corporation Ring latency timer

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5617544A (en) * 1994-12-23 1997-04-01 United Technologies Corporation Interface having receive and transmit message label memories for providing communication between a host computer and a bus
US5809027A (en) * 1995-07-24 1998-09-15 Electronics & Telecommunications Research Institute Arbitration switching system and a method of arbitration switching in a high-speed packet switching system with a parallel common bus type
US11277855B2 (en) * 2017-06-12 2022-03-15 Qualcomm Incorporated Techniques and apparatuses for signaling regarding control region size
US20220159681A1 (en) * 2017-06-12 2022-05-19 Qualcomm Incorporated Techniques and apparatuses for signaling regarding control region size
US11800512B2 (en) * 2017-06-12 2023-10-24 Qualcomm Incorporated Techniques and apparatuses for signaling regarding control region size

Also Published As

Publication number Publication date
JP3516998B2 (ja) 2004-04-05
KR970007249B1 (ko) 1997-05-07
JPH07221771A (ja) 1995-08-18
KR950024079A (ko) 1995-08-21

Similar Documents

Publication Publication Date Title
US5374926A (en) Communications circuit having an interface for external address decoding
EP0409539B1 (en) Frame routing method for communication networks
US4566097A (en) Token ring with secondary transmit opportunities
US5151897A (en) Inter-LAN connection apparatus and inter-LAN connection method
US4287592A (en) Method and apparatus for interfacing stations in a multiloop communications system
US5629685A (en) Segmentable addressable modular communication network hubs
US5289474A (en) Communication network interface testing system
JPS5816820B2 (ja) 通信システム
JPH0795231A (ja) Ｌａｎ間接続装置
Skov Implementation of physical and media access protocols for high-speed networks
US5146560A (en) Apparatus for processing bit streams
US4855995A (en) Method and system for data transmission
JPH0828730B2 (ja) シリアル・リンク上でのデータの伝送装置
JP2000124913A (ja) デジタルシリアルデータのインターフェース装置及びデータ転送速度選択方法
US5191655A (en) Interface arrangement for facilitating data communication between a computer and peripherals
US5504749A (en) Apparatus for reading out address information
JPH05260060A (ja) 通信装置
EP0344915B1 (en) Apparatus and method for processing bit streams
JPH0338943A (ja) 多重ｈｄｌｃ通信チヤネル受信装置を有する端末アダプタ
KR970002707B1 (ko) 에프디디아이(fddi)브리지 시스템에서 프레임 스트리핑 방법 및 회로
JPS58133066A (ja) ル−プ通信システムの多重化方法
JPS58201125A (ja) 優先転送制御方式
JPH0521378B2 (ja)
JPS6198041A (ja) 光トランシ−バ
JPH08223192A (ja) 伝送装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEON, YOUNG-CHANG;REEL/FRAME:007193/0451

Effective date: 19941004

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12