US4495474A - PLL Control circuit for recovery of data from audio disk - Google Patents

PLL Control circuit for recovery of data from audio disk Download PDF

Info

Publication number
US4495474A
US4495474A US06/426,758 US42675882A US4495474A US 4495474 A US4495474 A US 4495474A US 42675882 A US42675882 A US 42675882A US 4495474 A US4495474 A US 4495474A
Authority
US
United States
Prior art keywords
signal
frequency
oscillation
output terminal
digital audio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/426,758
Other languages
English (en)
Inventor
Meisei Nishikawa
Yukio Nakamura
Tadashi Kojima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=14337605&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US4495474(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Assigned to TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP. OF JAPAN reassignment TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP. OF JAPAN ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: KOJIMA, TADASHI, NAKAMURA, YUKIO, NISHIKAWA, MEISEI
Application granted granted Critical
Publication of US4495474A publication Critical patent/US4495474A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/09—Digital recording
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10527—Audio or video recording; Data buffering arrangements

Definitions

  • the present invention relates to a phase locked loop (PLL) control circuit and, more particularly, to a PLL control circuit used for a digital recording/reproducing device for converting an information signal to a digital signal so as to magnetically or optically record it on a data recording medium such as a tape or disk and reproduce it therefrom.
  • PLL phase locked loop
  • a pulse code modulation (PCM) system which converts an analog signal such as an audio signal to a digital signal has been recently developed due to the high quality of reproduction signals.
  • PCM pulse code modulation
  • an analog signal is sampled, quantified, and coded to generate a binary signal which is then recorded on data recording medium such as an optical disk.
  • the signal is modulated by the eight to fourteen modulation (EFM) system, for example.
  • a conventional PLL control circuit used with a PCM digital reproducing device such as a digital audio disk (DAD) system the PLL control operation is performed on the basis of detection of only the phase component of a reproduction signal picked up from the digital audio disk (DAD).
  • DAD digital audio disk
  • VCO voltage-controlled oscillator
  • the capture range of the VCO is narrowed, so that an undesirably large hysteresis is formed between the capture range and the locking range.
  • PLL phase locked loop
  • the PLL control circuit according to the present invention is used for a system such as a digital audio disk (DAD) system which reproduces an information signal stored in a desired type of information recording medium such as a digital audio disk (DAD).
  • DAD digital audio disk
  • An oscillating device is provided to oscillate at a given frequency and to produce an oscillation signal having a variable frequency from its output terminal.
  • a signal generating device For reading out or reproducing the digital information signal which is modulated to have a specific period value between the minimum and maximum limit values determined in accordance with a chosen modulation system, a signal generating device generates a first electrical signal which is controlled in accordance with a phase state of the digital information signal.
  • a comparing device is connected to the oscillating device and the signal generating device. The comparing device compares the oscillation signal with the first electrical signal.
  • a second electrical signal corresponding to the error signal is produced by the comparing device.
  • a detecting device detects the deviation between the specific period value and a value determined by the oscillation signal from the oscillating device and generates a third electrical signal corresponding to the deviation value described above.
  • An adder device is connected to the output terminals of the comparing device and the detecting device. The adder device receives the second and third electrical signals and adds the second electrical signal to the third electrical signal. Sum data is supplied as an oscillation control signal to the oscillating device. The oscillating device varies a signal of its oscillating frequency in response to the oscillation control signal. Thus, a new oscillation locking state is initiated.
  • the PLL control circuit is provided wherein both a small capture range and a large hysteresis between the capture range and the locking range are prevented, and high-speed phase-locking for the normal frequency can be properly performed.
  • FIG. 1 is a block diagram schematically illustrating the overall configuration of a conventional phase locked loop (PLL) control circuit
  • FIG. 2 is a block diagram of the fundamental configuration of an information reproduction system with a digital audio disk (to be referred to as a DAD system hereinafter) to which a PLL control circuit is applied; and
  • FIG. 3 is a block diagram schematically illustrating the overall configuration of a PLL control circuit according to an embodiment of the present invention.
  • FIG. 1 shows a conventional PLL control circuit used with a digital audio disk (DAD) system.
  • DAD digital audio disk
  • the phase comparator 10 is connected to a voltage-controlled oscillator 14 (to be referred to as a VCO 14 hereinafter for brevity) through a low-pass filter 12 (to be referred to as an LPF 12 hereinafter for brevity).
  • An output from the VCO 14 is fed back to the phase comparator 10 and to the reference signal generator 6 through a second frequency divider 16 and a third frequency divider 18, respectively.
  • the input signal is compared by the phase comparator 10 with the output signal from the VCO 14.
  • An error signal 20 obtained by a difference between the signals described above is produced by the phase comparator 10.
  • the VCO 14 In response to the error signal 20, the VCO 14 is operated to control the oscillating frequency so as to minimize the error. In this manner, in the conventional PLL control circuit, the phase of the reference signal extracted from the signal read out from the recording medium 2 differs from the phase of the output from the VCO 14 by a predetermined amount.
  • the PLL control operation is performed only by detecting the phase component of the reproduction signal.
  • PLL control operation may not work well.
  • the frequency of a sync clock pulse signal produced by the VCO 14 may often become abnormal even if the conventional PLL control circuit is phase-locked in the following cases: When the readout signal drops out due to a random error or a burst error; when the DAD system is just started; or when a relative rotational speed of the digital audio disk is changed.
  • the capture range of the VCO 14 is narrowed, so that an undesirably large hysteresis is formed between the capture range and the locking range, the latter being a range of oscillating frequency for locking the VCO 14.
  • FIGS. 2 and 3 there is illustrated a digital audio disk (DAD) system including a PLL control circuit in accordance with one embodiment of the present invention.
  • DAD digital audio disk
  • a rotating shaft (not shown) of a DC disk motor 50 is coupled to a turntable 52 which is then rotated.
  • An information recording medium such as an optical disk or digital audio disk 54 mounted on the turntable 52 which is driven by the disk motor 50 is reproduced by means of an optical pickup 56.
  • the optical pickup 56 radiates light onto the signal recorded surface of the optical disk 54 through a beam splitter 56b and an objective lens 56c.
  • Light which corresponds to digital PCM data of the information signal (audio signal) recorded on the disk 54 in an interleaved manner in accordance with a predetermined modulation system is then reflected by pits (indentation portions with different reflectivities).
  • the reflected light is then guided to a 4-split photodetector 56d through the objective lens 56c and the beam spliter 56b.
  • the photodetector 56d converts the light signal to four readout signals.
  • the photodetector 56d is radially and linearly driven by a pickup motor 58 along the optical disk 54.
  • a matrix circuit 60 (to be referred to as an MTX 60 hereinafter), in which a predetermined matrix operation is performed, thereby providing a focus error signal F, a tracking error signal E and a high frequency signal RF.
  • the focus error signal F together with a focus search signal from a focus searcher 62 is used to drive a focus servo system FS.
  • the tracking error signal E together with a search control signal (to be described later) supplied via a system controller 64 is used to drive a tracking servo system TS and to control linear tracking performed by the pickup motor 58.
  • the high frequency signal RF is supplied as a main reproduction signal component to a reproduction signal processing system 66.
  • the reproduction signal processing system 66 supplies the reproduction signal to a wave shaping circuit 70 which is controlled by a slice level (eye pattern) detector 68 so as to separate an unnecessary analog component from a necessary data component. Only the data component is supplied to a PLL control circuit 72 (to be described later in detail), and to an edge detector 74a of a signal processing system 74.
  • a sync clock pulse from the circuit 72 is supplied to a clock generator 74b of the signal processing system 74 for separating the sync clock pulse and for demodulating data.
  • the sync clock pulse is used to produce a clock pulse for separating the sync signal.
  • the reproduction signal passing through the edge detector 74a is supplied to a sync signal detector 74c in which the sync signal is separated by the clock pulse.
  • the reproduction signal is EFM demodulated by a demodulator 74d.
  • the sync signal is supplied together with the clock pulse for separating the sync signal to a timing signal generator 74f through a protector 74e for protecting the sync signal.
  • the demodulated signal is supplied to an I/O control circuit 76a of another signal processing circuit 76 to be described later through an I/O control circuit 74g.
  • control and display signal components of the demodulated signal are supplied as subcodes to a control display processor 74h and a subcode processor 74i.
  • Subcode data whose error is detected and corrected in the subcode processor 74i is transferred to a system controller 64 through an interface 74q.
  • the system controller 64 has a microprocessor interface, an IC for a driver and so on (not shown).
  • the system controller 64 controls the DAD reproduction device in a desired state in response to an instruction signal from a control switch 78.
  • the system controller 64 causes a display 80 to display the subcode (e.g., index information for music to be reproduced).
  • a timing signal from the timing signal generator 74f is used to control the I/O control circuit 74g through a data selector 74j.
  • this timing signal is supplied to an automatic frequency control AFC and an automatic phase control APC for driving the disk motor 50 in accordance with a linear normal speed CLV system through a frequency detector 74k, a phase detector 74l and a PWM modulator 74m.
  • a system clock pulse is supplied to the phase detector 74l from a system clock generator 74p which is operated in response to an oscillation signal from a quartz oscillator 74n.
  • the errors and interleaving of demodulation data passing through an I/O control circuit 76a of the signal processing system 76 are corrected through a syndrome detector 76b, an error pointer control circuit 76c, a correction circuit 76d and a data output circuit 76e, and the corrected demodulation data is supplied to a D/A converter 82.
  • an external memory control circuit 76f in cooperation with the data selector 74j controls an external memory 84 which stores necessary data for correction.
  • the external memory control circuit 76f fetches necessary data for correction through the I/O control circuit 76a.
  • a timing control circuit 76g supplies a timing control signal necessary for correcting an error on the basis of the system clock pulse from the system clock generator 74p.
  • a muting control circuit 76h performs a predetermined muting operation, both when an error is corrected and when the DAD reproduction device starts operation and finishes operation, on the basis of an output from the error pointer control circuit 76c and the control signal through the system controller 64.
  • the audio reproduction signal converted to the analog signal by the D/A converter 82 is supplied to a speaker 90 through an LPF 86 and an amplifier 88.
  • a signal picked up by the disk 54 is transferred to a signal readout section 104 and is read out therefrom.
  • the EFM modulation system To store the digital audio signal in the optical disk 54, the EFM modulation system is used.
  • One sampling signal of a 16-bit word is divided into eight more significant bits and eight less significant bits.
  • One symbol which comprises 8 bits is converted in advance to 14 channel bits in accordance with a predetermined conversion table.
  • a minimum inverting period (Tmin) of the EFM signal is set to 3T (T: a pulse period for one bit, which corresponds to a data readout clock pulse).
  • a maximum inverting period (Tmax) is set to 11T.
  • the output terminal of the signal readout section 104 is connected to an input terminal 106a of a reference signal generator 106 which oscillates or generates a signal 107 at a reference frequency.
  • An output terminal of the reference signal generator 106 is connected through a frequency divider 108 to the first input terminal of a phase comparator 110 having the known arrangement.
  • the frequency divider 108 frequency-divides the reference signal by the predetermined number.
  • the output terminal of the phase comparator 110 is connected to the first input terminal of an adder 112 which has an output terminal connected through a low-pass filter (LPF) 114 to a voltage-controlled oscillator (VCO) 116.
  • LPF low-pass filter
  • VCO voltage-controlled oscillator
  • the VCO 116 generates the oscillation signal at a given frequency from its output terminal and serves to vary the oscillating frequency of the signal under the control of the output signal from the LPF 114.
  • the output terminal of the VCO 116 is connected to the second input terminal of the phase comparator 110 through a frequency divider 118.
  • the frequency divider 118 functions to frequency-divide an oscillation signal 117 produced from the VCO 116 by a predetermined number.
  • the output terminal of the VCO 116 is also connected to the reference signal generator 106 through a frequency divider 120 which serves to frequency-divide the oscillation signal 117 by a given number.
  • the oscillation signal 117 from the VCO 116 is fed back to the reference signal generator 106 and the pahse comparator 120 resepctively through the frequency dividers 118 and 120.
  • the output terminal of the signal readout section 104 is further connected to an input terminal 122a of a detecting cirucit 122 having another input terminal connected through a frequency divider 124 to the output terminal of the VCO 116.
  • the detecting circuit 122 connected at its output terminal to the second input terminal of the adding circuit 112. When the oscillation signal generated from the VCO 116 and frequency-divided by a predetermined number by the frequency divider 124 is supplied to the detector 122, the detector 122 also receives the reproduction signal from the signal readout section 104.
  • the reproduction signal modulated to have inherent pulse periods between the minimum and maximum inverting period values initially defined in accordance with the EFM system, includes a EFM signal whose inverting period value is defined to be a specific period value between the minimum and maximum inverting period values.
  • the detector compares the both signals to detect the deviation or difference between the specific period value of the EFM signal included in the digital audio signal and the count result of the output pulse signal from the frequency divider 124 in correspondence with the specific period value. If the deviation is detected between the both signals, the detector 122 produces an output signal 126 corresponding to the deviation.
  • the specific period value of the EFM signal included in the digital audio signal thus reproduced is preferably set as to be equal to the maximum inverting period value Tmax inherently defined according to the EFM system. Therefore, the circuit 122 serves as a Tmax detector.
  • the output signal 126 is supplied to the adder 112.
  • the output signal 126 from the Tmax detector 122 and an output signal 128 from the phase comparator 110 are added by the adder to produce an oscillation control signal 123 which is used for controlling the oscillation state of the VCO 116.
  • the digital audio signal which has the characteristics inherent to the EFM modulation system is read out from the optical disk 54, and is supplied to the reference signal generator 106 and the Tmax detector 122.
  • the reference signal generator 106 When the reference signal generator 106 receives the digital audio signal modulated in accordance with the EFM technique, it determines a reference frequency corresponding to the phase state of the digital audio signal and produces the reference signal 107 having the reference frequency.
  • the reference signal 107 is divided by the frequency divider 108 and supplied to the first input terminal of the phase comparator 110. Since the phase comparator 110 also receives at the second input terminal thereof the oscillation signal 117 which is produced by the VCO 116 and divided by the frequency divider 118, the reference signal 107 and the oscillation signal 117 are compared.
  • the phase comparator 110 then produces the output signal as a comparison signal 128 which corresponds to a difference between the phases of these signals.
  • the comparison signals 128 from the phase comparator 110 is supplied to the adder 112.
  • the Tmax detector 122 is operated in response to the data separation clock pulse obtained by frequency division by means of the frequency divider 124 to detect the deviation between the maximum inverting perod Tmax of the EFM modulated digital audio signal and the period value obtained by counting up the pulse components included in the output signal from the frequency divider 124 in correspondence with the Tmax.
  • a frequency component 126 obtained by the Tmax detector 112 is supplied to the adder 112. Therefore, the adder 122 adds the frequency component 126 to a phase component 128 produced from the phase comparator 110.
  • a sum result is supplied as the oscillation control signal 123 to the VCO 116 through the LPF 114, so that the phase of the oscillating frequency of the signal produced by the VCO 116 is controlled.
  • the oscillation signal 117 from the VCO 116 is continuously supplied as the signal to be compared to the second input terminal of the phase comparator 110 through the frequency divider 118.
  • a signal which is controlled by the leading and trailing edges of the readout signal by means of the phase comparator 110 is divided by the frequency divider 108 and supplied as the reference signal to the first input terminal of the phase comparator 110.
  • the Tmax detector 122 is parallel to a series circuit of the reference frequency generator 106 and the phase comparator 110 and is at the output stage of the signal readout section 104. Since the readout signal includes the EFM signal, a bit gap between a pulse component of logic level "1" and the next pulse component of logic level “1” drops between minimum value Tmin and maximum value Tmax with respect to the data readout clock pulse.
  • the Tmax detector 122 detects the deviation between the maximum value for the number of T during an arbitrary period of the EFM modulated readout signal and the count value which is obtained on the basis of the output pulse signal from the frequency divider 124 and which corresponds to the Tmax, using the period of data readout clock pulse, which is a signal supplied from the PLL control circuit 72 to the clock generator 74b (FIG. 2), as a unit period 1T.
  • the frequency component data signal 126 from the Tmax detector 126 is added to the output from the phase comparator 110, and a sum result is supplied to the VCO 116. Therefore, the frequency control range of the VCO 116 is limited within a desired range.
  • the frequency control range Rf of the present PLL control circuit is defined in a window form as follows:
  • Tmax is the maximum value of actual number of T and ⁇ f is the allowable frequency control range. Since the center locking frequency the PLL control circuit is determined in accordance with fc in one-to-one correspondence manner, the phase locking of the PLL control circuit by an abnormal frequency is prevented. Therefore, the capture range of the VCO 116 may not be undesirably narrowed. Therefore, the hysteresis between the phase locking range and the capture range may not be undesirably increased.
  • the output from the VCO 116 is controlled by the normal phase and is quickly and properly phase-locked.
  • the maximum inverting period Tmax of the readout information signal is detected to control the oscillation frequency of the signal from the VCO 116.
  • it may be so arranged to detect any other peroid value between the Tmin and Tmax initially defined in accordance with the EFM system in order to control the oscillation of the VCO 116.
  • the Tmax is selected for controlling the VCO 116 because the frequency of the PLL circuit can be relatively higher to cause the resolution to be improved.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
US06/426,758 1982-06-15 1982-09-29 PLL Control circuit for recovery of data from audio disk Expired - Lifetime US4495474A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57-102818 1982-06-15
JP57102818A JPS58220226A (ja) 1982-06-15 1982-06-15 位相ロツクル−プ制御回路

Publications (1)

Publication Number Publication Date
US4495474A true US4495474A (en) 1985-01-22

Family

ID=14337605

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/426,758 Expired - Lifetime US4495474A (en) 1982-06-15 1982-09-29 PLL Control circuit for recovery of data from audio disk

Country Status (5)

Country Link
US (1) US4495474A (enrdf_load_stackoverflow)
EP (1) EP0096106B1 (enrdf_load_stackoverflow)
JP (1) JPS58220226A (enrdf_load_stackoverflow)
KR (1) KR870000189B1 (enrdf_load_stackoverflow)
DE (1) DE3270002D1 (enrdf_load_stackoverflow)

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594703A (en) * 1983-10-14 1986-06-10 Nippon Gakki Seizo Kabushiki Kaisha Clock-signal reproducing circuit including voltage controlled oscillator
US4611319A (en) * 1982-10-15 1986-09-09 Pioneer Electronic Corporation Disc drive control system
US4682317A (en) * 1983-10-14 1987-07-21 Nippon Gakki Seizo Kabushiki Kaisha Subcode signal reading circuit in an optical type disc player
US4688205A (en) * 1984-06-30 1987-08-18 Kabushiki Kaisha Toshiba Data demodulation apparatus
US4713802A (en) * 1985-03-30 1987-12-15 Kabushiki Kaisha Toshiba Digital signal reproducing circuit
US4788672A (en) * 1985-07-29 1988-11-29 Hitachi, Ltd. Method and apparatus for controlling renewal of data in optical disc memory
US4864553A (en) * 1985-05-29 1989-09-05 Matsushita Electric Industrial Co., Ltd. Apparatus for controlling rotation of a run length limited code modulated information recording medium
US4932018A (en) * 1987-11-19 1990-06-05 Sanyo Electric Co., Ltd. Integrated circuit for generating indexing data in a CD player
US4974221A (en) * 1987-07-17 1990-11-27 Canon Kabushiki Kaisha Method and apparatus for reproducing information by varying a sensitivity of a phase-locked loop in accordance with a detection state of a reproduced signal
US4977550A (en) * 1983-12-16 1990-12-11 Sony Corporation Disc playback apparatus for playback of music and digital data
US5036508A (en) * 1988-02-19 1991-07-30 Pioneer Electronic Corporation Spindle servo unit for disk playing device
US5132957A (en) * 1988-11-07 1992-07-21 Teac Corporation Information signal recording and reproducing system capable of recording an information signal on a medium having a limited recording band width
US5206847A (en) * 1989-03-31 1993-04-27 Canon Kabushiki Kaisha Information recording disk, and information recording/reproducing method and apparatus utilizing the same
EP0853386A3 (en) * 1997-01-13 1998-09-02 Plessey Semiconductors Limited Frequency control arrangement
US5990656A (en) * 1998-11-06 1999-11-23 Quantum Corporation Frequency detector
EP0805438A3 (en) * 1996-04-30 1999-12-15 Mitsumi Electric Co., Ltd. Servo circuit, digital PLL circuit and optical disk device
EP0779723A3 (de) * 1995-12-14 2000-04-19 Deutsche Thomson-Brandt Gmbh Digitale Detektorschaltung zur Rückgewinnung des Bittaktes mit Phasen- und Pulslängendetektor
US6185172B1 (en) * 1997-11-19 2001-02-06 Sony Corporation Rotation control apparatus, reproduction apparatus to which rotation control apparatus is applied, and rotation control method
EP1089203A1 (fr) * 1999-09-30 2001-04-04 STMicroelectronics S.A. Procédé et dispositif d'extraction de données binaires véhiculées par un signal incident, en particulier un signal issu d'un disque numérique
US20030016600A1 (en) * 2001-07-18 2003-01-23 Takashige Hiratsuka Tracking error detection apparatus
US6775698B1 (en) * 1997-12-11 2004-08-10 Cisco Technology, Inc. Apparatus and method for downloading core file in a network device
KR100424211B1 (ko) * 1994-04-28 2004-12-31 소니 가부시끼 가이샤 광디스크장치
DE102004019045A1 (de) * 2004-04-16 2005-11-03 Deutsche Thomson-Brandt Gmbh Verfahren zur Schaltung zur Rückgewinnung eines Taktes
US20070005163A1 (en) * 2005-07-04 2007-01-04 Matsushita Electric Industrial Co., Ltd. Audio processor
US20120044001A1 (en) * 2009-11-16 2012-02-23 Canon Kabushiki Kaisha Signal processing apparatus

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL191249C (nl) * 1985-09-12 1995-04-03 Pioneer Electronic Corp Stelsel voor het weergeven van digitale informatie, die is geregistreerd op een registratieplaat.
JPH0748723B2 (ja) * 1987-04-17 1995-05-24 三洋電機株式会社 デ−タクロツク発生回路
JP2549431B2 (ja) * 1989-02-28 1996-10-30 富士通株式会社 ディジタルミキサを含むｐｌｌのデッドロック現象防止回路
US5410557A (en) * 1989-08-30 1995-04-25 Deutsche Thomson-Brandt Gmbh Method and apparatus for recognizing valid components in a digital signal
DE3928676A1 (de) * 1989-08-30 1991-03-07 Thomson Brandt Gmbh Schaltung zur erkennung eines nutzsignals in einem binaeren signal
US5598396A (en) * 1995-02-15 1997-01-28 Matsushita Electric Industrial Co., Ltd. Optical disk reproducing apparatus
US5666341A (en) * 1995-09-18 1997-09-09 Matsushita Electric Industrial Co., Ltd. Data detection apparatus
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4338683A (en) * 1979-11-15 1982-07-06 Sony Corporation Videodisc player with constant turntable velocity
US4397011A (en) * 1980-09-24 1983-08-02 Sony Corporation Apparatus for reproducing disc record
US4439849A (en) * 1980-09-30 1984-03-27 Tokyo Shibaura Denki Kabushiki Kaisha Rotational speed controlling apparatus for recording disc

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3887941A (en) * 1972-09-01 1975-06-03 Int Video Corp Synchronizing pulse processor for a video tape recorder
CH625922A5 (en) * 1977-08-16 1981-10-15 Hasler Ag Phase-locked loop with display of phase-locked state
JPS55153159A (en) * 1979-05-15 1980-11-28 Sony Corp Digital signal recorder
JPS5786137A (en) * 1980-11-18 1982-05-29 Sony Corp Pcm signal recording system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4338683A (en) * 1979-11-15 1982-07-06 Sony Corporation Videodisc player with constant turntable velocity
US4397011A (en) * 1980-09-24 1983-08-02 Sony Corporation Apparatus for reproducing disc record
US4439849A (en) * 1980-09-30 1984-03-27 Tokyo Shibaura Denki Kabushiki Kaisha Rotational speed controlling apparatus for recording disc

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4611319A (en) * 1982-10-15 1986-09-09 Pioneer Electronic Corporation Disc drive control system
US4679181A (en) * 1982-10-15 1987-07-07 Pioneer Electronic Corporation Method for detecting an error in loading a recording disc
US4682317A (en) * 1983-10-14 1987-07-21 Nippon Gakki Seizo Kabushiki Kaisha Subcode signal reading circuit in an optical type disc player
US4594703A (en) * 1983-10-14 1986-06-10 Nippon Gakki Seizo Kabushiki Kaisha Clock-signal reproducing circuit including voltage controlled oscillator
US4977550A (en) * 1983-12-16 1990-12-11 Sony Corporation Disc playback apparatus for playback of music and digital data
US4688205A (en) * 1984-06-30 1987-08-18 Kabushiki Kaisha Toshiba Data demodulation apparatus
US4713802A (en) * 1985-03-30 1987-12-15 Kabushiki Kaisha Toshiba Digital signal reproducing circuit
US4864553A (en) * 1985-05-29 1989-09-05 Matsushita Electric Industrial Co., Ltd. Apparatus for controlling rotation of a run length limited code modulated information recording medium
US4788672A (en) * 1985-07-29 1988-11-29 Hitachi, Ltd. Method and apparatus for controlling renewal of data in optical disc memory
US4974221A (en) * 1987-07-17 1990-11-27 Canon Kabushiki Kaisha Method and apparatus for reproducing information by varying a sensitivity of a phase-locked loop in accordance with a detection state of a reproduced signal
US4932018A (en) * 1987-11-19 1990-06-05 Sanyo Electric Co., Ltd. Integrated circuit for generating indexing data in a CD player
US5036508A (en) * 1988-02-19 1991-07-30 Pioneer Electronic Corporation Spindle servo unit for disk playing device
US5132957A (en) * 1988-11-07 1992-07-21 Teac Corporation Information signal recording and reproducing system capable of recording an information signal on a medium having a limited recording band width
US5206847A (en) * 1989-03-31 1993-04-27 Canon Kabushiki Kaisha Information recording disk, and information recording/reproducing method and apparatus utilizing the same
KR100424211B1 (ko) * 1994-04-28 2004-12-31 소니 가부시끼 가이샤 광디스크장치
EP0779723A3 (de) * 1995-12-14 2000-04-19 Deutsche Thomson-Brandt Gmbh Digitale Detektorschaltung zur Rückgewinnung des Bittaktes mit Phasen- und Pulslängendetektor
EP0805438A3 (en) * 1996-04-30 1999-12-15 Mitsumi Electric Co., Ltd. Servo circuit, digital PLL circuit and optical disk device
EP1179822A1 (en) * 1996-04-30 2002-02-13 Mitsumi Electric Co., Ltd. Digital PLL circuit
EP0853386A3 (en) * 1997-01-13 1998-09-02 Plessey Semiconductors Limited Frequency control arrangement
US6185172B1 (en) * 1997-11-19 2001-02-06 Sony Corporation Rotation control apparatus, reproduction apparatus to which rotation control apparatus is applied, and rotation control method
US6775698B1 (en) * 1997-12-11 2004-08-10 Cisco Technology, Inc. Apparatus and method for downloading core file in a network device
US5990656A (en) * 1998-11-06 1999-11-23 Quantum Corporation Frequency detector
FR2799852A1 (fr) * 1999-09-30 2001-04-20 St Microelectronics Sa Procede et dispositif d'extraction de donnees binaires vehiculees par un signal incident, en particulier un signal issu d'un disque numerique
US6529459B1 (en) 1999-09-30 2003-03-04 Stmicroelectronics S.A. Process and device for extracting binary data conveyed by an incident signal, in particular a signal emanating from a digital disk
EP1089203A1 (fr) * 1999-09-30 2001-04-04 STMicroelectronics S.A. Procédé et dispositif d'extraction de données binaires véhiculées par un signal incident, en particulier un signal issu d'un disque numérique
US7012862B2 (en) * 2001-07-18 2006-03-14 Matsushita Electric Industrial Co., Ltd. Tracking error detection apparatus
US20030016600A1 (en) * 2001-07-18 2003-01-23 Takashige Hiratsuka Tracking error detection apparatus
DE102004019045A1 (de) * 2004-04-16 2005-11-03 Deutsche Thomson-Brandt Gmbh Verfahren zur Schaltung zur Rückgewinnung eines Taktes
US20070210944A1 (en) * 2004-04-16 2007-09-13 Christof Ballweg Method And Circuit For Recovering A Clock
US7427934B2 (en) 2004-04-16 2008-09-23 Thomson Licensing Method and circuit for recovering a clock
US20070005163A1 (en) * 2005-07-04 2007-01-04 Matsushita Electric Industrial Co., Ltd. Audio processor
US7760766B2 (en) * 2005-07-04 2010-07-20 Panasonic Corporation Audio processor
US20120044001A1 (en) * 2009-11-16 2012-02-23 Canon Kabushiki Kaisha Signal processing apparatus
US8493112B2 (en) * 2009-11-16 2013-07-23 Canon Kabushiki Kaisha Signal processing apparatus

Also Published As

Publication number Publication date
JPS58220226A (ja) 1983-12-21
EP0096106B1 (en) 1986-03-19
KR870000189B1 (en) 1987-02-14
KR840004285A (ko) 1984-10-10
JPH0462154B2 (enrdf_load_stackoverflow) 1992-10-05
EP0096106A1 (en) 1983-12-21
DE3270002D1 (en) 1986-04-24

Similar Documents

Publication Publication Date Title
US4495474A (en) PLL Control circuit for recovery of data from audio disk
EP0098349B1 (en) Frequency detecting circuit for digital information reproducing system
KR870000280B1 (ko) 펄스폭 변조회로
USRE36933E (en) Disk reproduction apparatus capable of continuously varying a reproduction speed
JP3477941B2 (ja) ディスク再生装置の信号処理回路
US4672597A (en) Clock signal reproducing circuit for a player reproducing information of a disc
US5883866A (en) Disk driving system and disk driving method
CA2098216C (en) Information reproducing apparatus
US4575835A (en) Motor control circuit of data reproduction apparatus
JP2542097B2 (ja) クロック生成用ｐｌｌ回路を含む読取線速度可変型ディスク記録情報再生装置
JPH10215175A (ja) Ｐｌｌ回路及び信号再生装置
JPH10257041A (ja) フェイズロックドループ回路及び再生装置
JP3607048B2 (ja) ディスク再生装置及びデータスライス回路
US6992958B2 (en) Phase-locked loop circuit for reproducing a channel clock
JPH08167239A (ja) 再生装置及び回転サーボ回路
JPS59111423A (ja) 同期信号再生用ｐｌｌ回路の保護装置
JPH0462153B2 (enrdf_load_stackoverflow)
JP3478585B2 (ja) 光ディスク再生装置及びその制御方法
JP2876602B2 (ja) デジタルディスク再生装置の同期検出装置
JPH07141781A (ja) データ再生用ｐｌｌ回路の制御装置
JPH0785333B2 (ja) デイスク再生用位相同期ル−プ
JPH0462152B2 (enrdf_load_stackoverflow)
JPH0785332B2 (ja) ディスク再生装置
JPH0411943B2 (enrdf_load_stackoverflow)
JPH0452552B2 (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, 72 HORIKAWA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NISHIKAWA, MEISEI;NAKAMURA, YUKIO;KOJIMA, TADASHI;REEL/FRAME:004051/0362

Effective date: 19820908

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12