US20210257335A1 - Semiconductor package and method of manufacturing the same - Google Patents
Semiconductor package and method of manufacturing the same Download PDFInfo
- Publication number
- US20210257335A1 US20210257335A1 US16/795,006 US202016795006A US2021257335A1 US 20210257335 A1 US20210257335 A1 US 20210257335A1 US 202016795006 A US202016795006 A US 202016795006A US 2021257335 A1 US2021257335 A1 US 2021257335A1
- Authority
- US
- United States
- Prior art keywords
- dies
- layer
- segment
- die
- redistribution layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 238000000034 method Methods 0.000 claims description 50
- 230000008569 process Effects 0.000 claims description 29
- 238000002161 passivation Methods 0.000 claims description 25
- 239000000463 material Substances 0.000 claims description 22
- 229910000679 solder Inorganic materials 0.000 claims description 18
- 238000000151 deposition Methods 0.000 claims description 11
- 230000000149 penetrating effect Effects 0.000 claims description 7
- 230000015572 biosynthetic process Effects 0.000 claims description 6
- 230000008021 deposition Effects 0.000 claims description 5
- 238000000227 grinding Methods 0.000 claims description 4
- 230000008018 melting Effects 0.000 claims description 3
- 238000002844 melting Methods 0.000 claims description 3
- 238000000465 moulding Methods 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 124
- 230000008901 benefit Effects 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 230000004907 flux Effects 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 239000012790 adhesive layer Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000010136 thermoset moulding Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73259—Bump and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92224—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
Definitions
- the semiconductor package includes a first die, a second die, a plurality of conductive plugs and a redistribution layer.
- the redistribution layer includes a first segment and a second segment electrically isolated from the first segment. The first segment of the redistribution layer electrically connects the first die to the second die, and the second segment of the redistribution layer electrically connects the first die to the conductive plugs.
- the first segment of the redistribution layer is surrounded by the second segment of the redistribution layer.
- the second dies are arranged horizontally to parallel the conductive plugs.
- the semiconductor package further includes a passivation layer, a conductive layer and a plurality of solder bumps; the passivation layer covers the second die and the conductive plugs, and the conductive layer penetrates through the passivation layer and includes a first portion connected to the second die and a s second portion connected to the conductive plugs.
- the plurality of solder bumps are mounted on the conductive layer.
- Another aspect of the present disclosure provides a method of manufacturing a semiconductor package assembly.
- the method includes steps of providing a plurality of first dies arranged horizontally; forming a redistribution layer on the first dies and the first insulative material, wherein the redistribution layer is divided into a first segment and a second segment electrically isolated from the first segment; mounting a plurality of second dies on the first segment of the redistribution layer; depositing a second insulative layer on the second dies and the redistribution layer; and forming a plurality of conductive plugs penetrating through the second insulative material and contacting the second segment of the redistribution layer.
- the method further includes a step of forming at least one dielectric layer to encase the redistribution layer.
- the method further includes steps of depositing a passivation layer on the second dies, the conductive plugs and the second insulating layers; forming a conductive layer penetrating through the passivation layer, wherein the conductive layer comprises a first portion electrically coupled to the second dies and a second portion electrically isolated from the first portion and contacting the conductive plugs; and forming a plurality of solder bumps connected to the conductive layer.
- the method further includes a step of performing a grinding process to expose conductive lines of the second dies before the deposition of the passivation layer.
- a melting point of the first insulative material is greater than that of the second insulative material.
- the first dies and the second dies are symmetric with respect to a central axis of the semiconductor package.
- the method further includes a step of molding the first dies with a first insulative material before the formation of the redistribution layer.
- FIG. 1 is a cross-sectional view of a semiconductor package in accordance with some embodiments of the present disclosure.
- FIG. 2 is a flow diagram illustrating a method of manufacturing a semiconductor package in accordance with some embodiments of the present disclosure.
- FIGS. 3 through 14 illustrate cross-sectional views of intermediate stages in the formation of a semiconductor package in accordance with some embodiments of the present disclosure.
- first, second, third, etc. may be used herein to describe various elements, components, regions, layers or sections, these elements, components, regions, layers or sections are not limited by these terms. Rather, these terms are merely used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present inventive concept.
- FIG. 1 is a cross-sectional view of a semiconductor package 10 in accordance with some embodiments of the present disclosure.
- the semiconductor package 10 can be a wafer-level semiconductor package and includes one or more first dies 110 , one or more second dies 120 , a plurality of conductive plugs 130 and a redistribution layer 140 including a first segment 142 and at least one second segment 144 electrically isolated from the first segment 142 , wherein the first segment 142 electrically connects the first dies 110 to the second dies 120 , and the second segment 144 electrically connects the first dies 110 to the conductive plugs 130 .
- the first dies 110 arranged horizontally can be stacked on the second dies 120 and the conductive plugs 130 , the first segment 142 of the redistribution layer 140 is disposed between the first dies 110 and the second dies 120 , and the second segment 144 of the redistribution layer 140 is disposed between the first dies 110 and the conductive plugs 130 to reduce a footprint of the semiconductor package 10 .
- the first die 110 is a system-on-chip (SoC) that includes a central processing unit (CPU), a graphics processing unit (GPU), a dynamic random access memory (DRAM) controller, or any combination thereof
- SoC system-on-chip
- the second dies 120 arranged horizontally can be memory dies, such as dynamic random access memory (DRAM) dies.
- the first dies 110 have a first footprint, and the second dies 120 have a second footprint smaller than the first footprint; therefore, the conductive plugs 130 can arranged horizontally parallel to the second dies 120 .
- the conductive plugs 130 surrounding the second dies 120 are arranged in an equally-spaced configuration.
- the first dies 110 have a first distance D 1 therebetween, and the second dies 120 have a second distance D 2 therebetween; the first distance D 1 is greater than the second distance D 2 to facilitate heat dissipation.
- the semiconductor package 10 can further includes a first insulative layer 150 surrounding the first dies 110 and a second insulative layer 160 surrounding the second dies 120 and the conductive plugs 130 .
- the conductive plugs 130 penetrating through the second insulative layer 160 and contacting the second segment 144 of the redistribution layer 140 can have a height s equal to or greater than that of the second dies 120 .
- the semiconductor package 10 further includes a passivation layer 170 , a conductive layer 180 and a plurality of solder bumps 190 electrically coupled to the conductive layer 180 .
- the passivation layer 170 covers sides of the second dies 120 and the conductive plugs 130 opposite to where the redistribution layer 140 is disposed.
- the conductive layer 180 penetrates through the passivation layer 170 and includes a first portion 182 physically connected to conductive lines (such as through silicon vias) 124 of the second dies 120 and a second portion 184 physically connected to the conductive plugs 130 .
- FIG. 2 is a flow diagram illustrating a method 30 of manufacturing a semiconductor package in accordance with some embodiments of the present disclosure
- FIGS. 3 through 14 illustrate cross-sectional views of intermediate stages in the formation of a semiconductor package in accordance with some embodiments of the present disclosure.
- the stages shown in FIGS. 3 to 14 are also illustrated schematically in the flow diagram in FIG. 2 .
- the fabrication stages shown in FIGS. 3 to 14 are discussed in reference to the process steps shown in FIG. 2 .
- first dies 110 molded with a first insulative layer 150 are provided according to a step 302 in FIG. 2 .
- the first dies 110 encased by the first insulative layer 150 are arranged horizontally.
- the first die 110 has a front surface 1102 and a back surface 1104 opposite to the front surface 1102 , which are exposed through the first insulative material 150 .
- the first die 110 can include a plurality of conductive pads 112 connected s to the back surface 1104 .
- the first insulative material 150 has a top surface 152 coplanar with the front surfaces 1102 of the first dies 110 and a bottom surface 154 coplanar with the back surfaces 1104 of the first dies 110 .
- the formation of the first dies 110 molded with the first insulating layer 150 includes (1) adhering the first dies 110 on a temporary carrier by an adhesive layer, (2) applying a first insulating material to surround the first dies 110 , and (3) removing the adhesive layer and the temporary carrier.
- the temporary carrier may include silicon, ceramics, metal, or the like, and the adhesive layer is a temporary and any strippable or easily removed material may be used, for example, films, tapes, liquid adhesives.
- the first insulating layer 150 may be formed using thermoset molding compounds in a transfer mold press, for example.
- a redistribution layer 140 is at least formed to connect to the contact pads 112 of the first dies 110 according to a step 304 in FIG. 2 .
- the redistribution layer 140 can include a plurality of metal layers and a plurality of vias stacked one above the other.
- the redistribution layer 140 includes a first segment 142 and at least one second segment 144 electrically isolated from the first segment 142 .
- the first segment 142 of the redistribution layer 140 can be surrounded by the second segment 144 of the redistribution layer 140 .
- the second segment 144 of the redistribution layer 140 is disposed at a periphery of the first segment 142 .
- the redistribution layer 140 may include aluminum, copper, tungsten, titanium, titanium nitride, or the like.
- At least one dielectric layer 146 can be formed to encase the redistribution layer 140 to reduce corrosion of the redistribution layer 140 .
- the dielectric layer 146 can further cover the back surfaces 1104 of the first dies 110 and the bottom surface 154 of the first insulative layer 150 .
- a portion of the redistribution layer 140 away from the first dies 110 is exposed through the dielectric layer 146 .
- the deposition temperature of the dielectric layer 146 is less than the melting point of the first insulative layer 150 to prevent the first insulative layer 150 from breaking.
- the dielectric layer 146 may include organic material such as polyimide (PI) or inorganic materials such as silicon nitride or silicon oxide.
- one or more second dies 120 are provided and mounted on the first segment 142 of the redistribution layer 140 according to a step 306 in FIG. 2 . Accordingly, the first segment 142 of the redistribution layer 140 between the first dies 110 and the second dies 120 serves as an electrical interconnection to the first dies 110 and the second dies 120 .
- the second dies 120 can be electrically connected to the redistribution layer 140 through one or more contact pads 122 formed on the second dies 120 .
- the first dies 110 and the second dies 120 are symmetric with respect to a central axis C.
- a second insulative layer 160 is applied to encase the second dies 120 according to a step 308 in FIG. 2 .
- the second insulative layer 160 may further cover the redistribution layer 140 and the dielectric layer 146 .
- the first insulative material 150 and the second insulative material 160 may have different compositions so that the second insulative layer 160 can be cured at relatively lower temperature.
- a grinding process is performed to polish away portions of the second dies 120 and the second insulative layer 160 according to a step 310 in FIG. 2 . Accordingly, conductive lines 124 of the second dies 120 are exposed.
- the grinding process includes a chemical mechanical polishing (CMP) process and/or wet etching process.
- CMP chemical mechanical polishing
- a plurality of conductive plugs 130 are formed to penetrate the second insulative layer 160 and contact the second segment 144 of the redistribution layer 140 according to a step 312 in FIG. 2 .
- the conductive plugs 130 are formed by providing a mask layer 210 on the second insulative layer 160 (as shown in FIG. 8 ), performing an etching process to remove portions of the second insulative layer 160 that are not covered by the mask layer 210 to form a plurality of openings 220 (as shown in FIG. 9 ), and depositing a conductive material in the openings 220 (as shown in FIG. 10 ).
- the second dies 120 are covered by the mask layer 210 .
- the mask layer 210 is removed, for example, by an ashing process or a wet strip process.
- the conductive material may include copper, aluminum, tungsten or the like and is deposited in the openings 220 and over the second insulative layer 160 by using an electroplating process or a CVD process.
- a planarizing process can be performed to expose the second insulative layer 160 after the deposition of the conductive material.
- the planarizing process includes a CMP process and/or a wet etching process.
- a passivation layer 170 is deposited to cover the second dies 120 , the conductive plugs 130 and the second insulative material 160 according to a step 314 in FIG. 2 .
- the passivation layer 170 is typically deposited with a low-pressure CVD process or a plasma-enhanced CVD process.
- a plurality of openings 230 can be formed in the passivation layer 170 to expose respective conductive lines 124 of the second dies 120 and the conductive plugs 130 .
- the formation of the openings 230 includes (1) forming a photoresist pattern (not shown) on the passivation layer 170 , wherein the photoresist pattern defines a pattern to be etched into the passivation layer 170 , (2) performing a third etching process, using the photoresist pattern as a mask, to etch the passivation layer 170 and thereby form the openings 230 in the passivation layer 170 , (3) removing the photoresist pattern.
- one or more conductive materials are deposited over the passivation layer 170 and in the openings 230 to from a conductive layer 180 according to a step 316 in FIG. 2 .
- the conductive layer 180 can be divided into a first portion 182 physically connected to the conductive lines 124 and a second portion 184 physically connected to the conductive plugs 130 .
- solder bumps 190 are disposed on the conductive layer 180 according to a step 318 in FIG. 2 .
- the solder bumps 190 are mounted by initially placing a solder flux (not shown) on the conductive layer 180 , then disposing the solder bumps 190 on the solder flux, and once the solder bumps 190 are in contact with the solder flux, a reflow may be performed to reflow the material of the solder bumps 190 and the solder flux to physically bond the solder bumps 190 to the conductive layer 180 .
- the first portion 182 of the conductive layer 180 serves as an electrical interconnection to the second dies 120 and the solder bumps 190
- the second portion 184 of the conductive layer 180 serves as an electrical interconnection to the conductive plug 130 and the solder bump 190 .
- the first dies 110 are stacked on the second dies 120 and the conductive plugs 130 , and the first dies 110 are arranged horizontally to reduce the footprint of the semiconductor package 10 .
- the semiconductor package comprises at least one first die, at least one second die, a plurality of conductive plugs and a redistribution layer.
- the redistribution layer comprises a first segment and a second segment electrically isolated from the first segment. The first segment of the redistribution layer electrically connects the first die to the second die, and the second segment of the redistribution layer electrically connects the first die to the conductive plugs.
- One aspect of the present disclosure provides a method of manufacturing a semiconductor package assembly.
- the method comprises steps of providing a plurality of first dies arranged horizontally; forming a redistribution layer on the first dies and the first insulative material, wherein the redistribution layer is divided into a first segment and a second segment electrically isolated from the first segment; mounting a plurality of second dies on the first segment of the redistribution layer; depositing a second insulative layer on the second dies and the redistribution layer; and forming a plurality of conductive plugs penetrating through the second insulative material and contacting the second segment of the redistribution layer.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/795,006 US20210257335A1 (en) | 2020-02-19 | 2020-02-19 | Semiconductor package and method of manufacturing the same |
TW110100999A TWI763246B (zh) | 2020-02-19 | 2021-01-11 | 半導體封裝的製備方法 |
CN202110108867.9A CN113284884B (zh) | 2020-02-19 | 2021-01-27 | 半导体封装及其制备方法 |
US17/520,526 US11605612B2 (en) | 2020-02-19 | 2021-11-05 | Method of manufacturing semiconductor package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/795,006 US20210257335A1 (en) | 2020-02-19 | 2020-02-19 | Semiconductor package and method of manufacturing the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/520,526 Division US11605612B2 (en) | 2020-02-19 | 2021-11-05 | Method of manufacturing semiconductor package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210257335A1 true US20210257335A1 (en) | 2021-08-19 |
Family
ID=77271938
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/795,006 Abandoned US20210257335A1 (en) | 2020-02-19 | 2020-02-19 | Semiconductor package and method of manufacturing the same |
US17/520,526 Active US11605612B2 (en) | 2020-02-19 | 2021-11-05 | Method of manufacturing semiconductor package |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/520,526 Active US11605612B2 (en) | 2020-02-19 | 2021-11-05 | Method of manufacturing semiconductor package |
Country Status (3)
Country | Link |
---|---|
US (2) | US20210257335A1 (zh) |
CN (1) | CN113284884B (zh) |
TW (1) | TWI763246B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11437336B2 (en) * | 2020-04-30 | 2022-09-06 | Powertech Technology Inc. | Semiconductor package structure with landing pads and manufacturing method thereof |
WO2024039936A1 (en) * | 2022-08-19 | 2024-02-22 | Intel Corporation | Quasi-monolithic die architectures |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140185264A1 (en) * | 2012-12-28 | 2014-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for forming package-on-packages |
US20170062383A1 (en) * | 2015-08-31 | 2017-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package Structures and Methods of Making the Same |
US20200043891A1 (en) * | 2016-03-11 | 2020-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated Fan-Out Package Including Voltage Regulators and Methods Forming Same |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8446017B2 (en) * | 2009-09-18 | 2013-05-21 | Amkor Technology Korea, Inc. | Stackable wafer level package and fabricating method thereof |
KR101560216B1 (ko) * | 2012-12-27 | 2015-10-14 | 삼성전자 주식회사 | 다층형 광학 필름 및 표시 장치 |
KR101573281B1 (ko) * | 2014-05-12 | 2015-12-02 | 앰코 테크놀로지 코리아 주식회사 | 재배선층을 이용한 적층형 반도체 패키지 및 이의 제조 방법 |
US20170098629A1 (en) * | 2015-10-05 | 2017-04-06 | Mediatek Inc. | Stacked fan-out package structure |
TWI611577B (zh) | 2016-03-04 | 2018-01-11 | 矽品精密工業股份有限公司 | 電子封裝件及半導體基板 |
US20170366906A1 (en) * | 2016-06-16 | 2017-12-21 | Andy Lambert | Hearing device with embedded die stack |
US10050024B2 (en) | 2016-06-17 | 2018-08-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor package and manufacturing method of the same |
US10008417B1 (en) | 2017-06-12 | 2018-06-26 | International Business Machines Corporation | Vertical transport fin field effect transistors having different channel lengths |
KR102491103B1 (ko) * | 2018-02-06 | 2023-01-20 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
WO2021048977A1 (ja) * | 2019-09-12 | 2021-03-18 | 昭和電工マテリアルズ株式会社 | 圧縮成形用封止材及び電子部品装置 |
JP6889966B1 (ja) * | 2019-11-27 | 2021-06-18 | ユニチカ株式会社 | 柔軟性ポリアミドフィルム |
-
2020
- 2020-02-19 US US16/795,006 patent/US20210257335A1/en not_active Abandoned
-
2021
- 2021-01-11 TW TW110100999A patent/TWI763246B/zh active
- 2021-01-27 CN CN202110108867.9A patent/CN113284884B/zh active Active
- 2021-11-05 US US17/520,526 patent/US11605612B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140185264A1 (en) * | 2012-12-28 | 2014-07-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for forming package-on-packages |
US20170062383A1 (en) * | 2015-08-31 | 2017-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package Structures and Methods of Making the Same |
US20200043891A1 (en) * | 2016-03-11 | 2020-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated Fan-Out Package Including Voltage Regulators and Methods Forming Same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11437336B2 (en) * | 2020-04-30 | 2022-09-06 | Powertech Technology Inc. | Semiconductor package structure with landing pads and manufacturing method thereof |
WO2024039936A1 (en) * | 2022-08-19 | 2024-02-22 | Intel Corporation | Quasi-monolithic die architectures |
Also Published As
Publication number | Publication date |
---|---|
CN113284884A (zh) | 2021-08-20 |
TWI763246B (zh) | 2022-05-01 |
TW202145377A (zh) | 2021-12-01 |
US20220059497A1 (en) | 2022-02-24 |
CN113284884B (zh) | 2024-03-29 |
US11605612B2 (en) | 2023-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10879140B2 (en) | System and method for bonding package lid | |
US9240349B2 (en) | Interconnect structures for substrate | |
US8629042B2 (en) | Method for stacking semiconductor dies | |
CN102969305B (zh) | 用于半导体结构的管芯对管芯间隙控制及其方法 | |
US8836085B2 (en) | Cost-effective TSV formation | |
US11605612B2 (en) | Method of manufacturing semiconductor package | |
US11043481B2 (en) | Method of manufacturing semiconductor package structure | |
TWI812168B (zh) | 三維元件結構及其形成方法 | |
US11217560B2 (en) | Die assembly and method of manufacturing the same | |
US11855130B2 (en) | Three-dimensional device structure including substrate-embedded integrated passive device and methods for making the same | |
US11658070B2 (en) | Method of forming semiconductor structure | |
CN113410195A (zh) | 半导体组装结构及其制备方法 | |
TWI779729B (zh) | 具有瓶形矽穿孔的半導體元件結構及其製備方法 | |
TWI722957B (zh) | 半導體元件及其製備方法 | |
US20240014095A1 (en) | Semiconductor package and method | |
US20230245947A1 (en) | Integrated circuit package and method | |
KR100855702B1 (ko) | 웨이퍼 레벨 패키지 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NANYA TECHNOLOGY CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIH, SHING-YIH;REEL/FRAME:051917/0485 Effective date: 20191016 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |