US20200286786A1 - Epitaxial growth and transfer via patterned two-dimensional (2d) layers - Google Patents

Epitaxial growth and transfer via patterned two-dimensional (2d) layers Download PDF

Info

Publication number
US20200286786A1
US20200286786A1 US16/763,584 US201816763584A US2020286786A1 US 20200286786 A1 US20200286786 A1 US 20200286786A1 US 201816763584 A US201816763584 A US 201816763584A US 2020286786 A1 US2020286786 A1 US 2020286786A1
Authority
US
United States
Prior art keywords
layer
substrate
patterned
holes
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/763,584
Other languages
English (en)
Inventor
Jeehwan Kim
Sanghoon Bae
Yunjo Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Massachusetts Institute of Technology
Original Assignee
Massachusetts Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Massachusetts Institute of Technology filed Critical Massachusetts Institute of Technology
Priority to US16/763,584 priority Critical patent/US20200286786A1/en
Assigned to MASSACHUSETTS INSTITUTE OF TECHNOLOGY reassignment MASSACHUSETTS INSTITUTE OF TECHNOLOGY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BAE, SANGHOON, KIM, JEEHWAN, KIM, Yunjo
Publication of US20200286786A1 publication Critical patent/US20200286786A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • H01L21/7813—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate leaving a reusable substrate, e.g. epitaxial lift off
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C30B25/04—Pattern deposit, e.g. by using masks
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C30B25/18—Epitaxial-layer growth characterised by the substrate
    • C30B25/186—Epitaxial-layer growth characterised by the substrate being specially pre-treated by, e.g. chemical or physical means
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02—Elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02387—Group 13/15 materials
    • H01L21/02389—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02387—Group 13/15 materials
    • H01L21/02392—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02387—Group 13/15 materials
    • H01L21/02395—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02441—Group 14 semiconducting materials
    • H01L21/02444—Carbon, e.g. diamond-like carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02485—Other chalcogenide semiconducting materials not being oxides, e.g. ternary compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02513—Microstructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02543—Phosphides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/02546—Arsenides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639—Preparation of substrate for selective deposition
    • H01L21/02642—Mask materials other than SiO2 or SiN
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C30B25/18—Epitaxial-layer growth characterised by the substrate
    • C30B25/20—Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer

Definitions

  • Elemental semiconductors and compound semiconductors are the basis of modern electronics.
  • the semiconductor industry spent about $7.2 billion worldwide on wafers that serve as substrates for microelectronic components.
  • the functionality of semiconductor devices typically lies on the surface of a semiconductor. Therefore, the bulk of the wafer usually does not offer additional benefits for the electronic device.
  • the wafer is strongly bonded to the semiconductor device with covalent bonding, which makes it challenging to separate the device layer from the wafer without damaging either the device or wafer or both. Therefore, the entire wafer is usually sacrificed during fabrication, thereby increasing the overall cost of the electronics.
  • germanium or other compound semiconductors are intensively investigated for various electronics, such as light-emitting diodes (LEDs), lasers, photovoltaic cells, and sensors, their commercial applications are limited to specific fields mainly due to the prohibitive cost of the germanium or compound wafer substrate.
  • Embodiments of the present invention include apparatus, systems, and methods for nanofabrication.
  • a method of manufacturing a semiconductor device includes forming a two-dimensional (2D) layer comprising a 2D material on a first substrate and forming a plurality of holes in the 2D layer to create a patterned 2D layer.
  • the method also includes forming a single-crystalline film on the patterned 2D layer and transferring the single-crystalline film onto a second substrate.
  • FIGS. 1A-1D illustrate a method of fabricating a semiconductor device using a patterned two-dimensional (2D) layer.
  • FIGS. 2A-2H illustrate graphene-based layer fabrication and transfer using graphene patterned with holes.
  • FIGS. 1A-1D illustrate a method 100 of fabricating a semiconductor device using a patterned two-dimensional (2D) layer.
  • a 2D layer 120 is formed on a first substrate 110 , as shown in FIG. 1A .
  • the first substrate 110 can be prepared by epitaxial growth or pseudomorphic growth on a crystalline so referred to as a parent substrate).
  • the first substrate 110 can include InGaN grown on GaN.
  • the first substrate can include InGaP grown on GaAs.
  • the first substrate 110 can include InGaAs grown on InP.
  • the first substrate 110 can include silicon, silicon carbide (SiC), germanium, SrTiO 3 (STO), and/or lithium fluoride (LiF), prepared by any appropriate method.
  • the 2D layer 120 can include any type of 2D material.
  • the 2D layer 120 can include graphene (single crystalline or polycrystalline).
  • the 2D layer 120 can include a transition metal dichalcogenide (TMD) monolayer, which is an atomically thin semiconductor of the type MX 2 , where M is a transition metal atom (e.g., Mo, W, etc.) and X is a chalcogen atom (e.g., S, Se, or Te).
  • TMD transition metal dichalcogenide
  • MX a transition metal atom
  • X a chalcogen atom
  • the 2D layer 120 can include MoS 2 and WSe 2 , among other materials.
  • the 2D layer 120 can include 2D boron nitride (BN).
  • the 2D material can be arranged as a plurality of atomic layers (e.g., 2, 3, 4, 5, 6, 7, or more atomic layers).
  • a plurality of graphene layers e.g., 2, 3, 4, 5, 6, 7, or more graphene layers thick
  • the 2D material is an atomically thin material.
  • the 2D layer 120 can be directly grown on the first substrate 110 .
  • graphene can be directly grown on the first substrate 110 .
  • the 2D layer 120 can be grown on another substrate (not shown) and then transferred to the first substrate 110 . More details of this layer transfer can be found in PCT Application No. PCT/US2016/050701, filed Sep. 8, 2016, and published as International Patent Application Publication Number WO 2017/044577 on Mar. 16, 2017, entitled “SYSTEMS AND METHODS FOR GRAPHENE BASED LAYER TRANSFER,” which is hereby incorporated by reference in its entirety.
  • the 2D layer 120 is patterned with a plurality of holes to form a patterned 2D layer 130 .
  • the pattern on the patterned 2D layer 130 can be periodic.
  • the pattern on the patterned 2D layer 130 can be random (or arbitrary).
  • at least 50% of a surface of the first substrate 110 on which the patterned 2D layer 130 is located is covered by the 2D material, with the remainder uncovered (e.g., due to holes or other discontinuities in the patterned 2D layer 130 ).
  • the holes in the pattered 2D layer 130 can be on the nano-scale.
  • the diameter of the holes can be less than 1 ⁇ m (e.g., about 1 ⁇ m, about 500 nm, about 300 nm, about 200 nm, about 100 nm, about 50 nm, or less, including any values and sub ranges in between).
  • a metal mask can be formed on the 2D layer 120 .
  • metal deposition can be initiated on the 2D layer 120 to form metal islands and terminated before the metal islands merge with each other, thereby creating a plurality of isolated metal islands (or metal pillars) disposed on the 2D layer 120 . These metal islands, collectively, form the metal mask. Then plasma etching can be employed to etch the area of the 2D layer 120 not covered by the metal mask.
  • metal deposition can be initiated on the 2D layer 120 to form a metal mask comprising a metal layer with holes in the metal mask disposed on the 2D layer 120 .
  • plasma etching can be employed to etch the areas of the 2D layer 120 not covered by the metal mask (e.g., through the holes in the metal mask).
  • the plasma can include, for example, oxygen plasma or inert gas plasma (e.g., He plasma or Ar plasma).
  • the metal mask can be etched away (e.g., using wet chemical etching), exposing the pattered 2D layer 130 for further processing.
  • the patterned 2D layer 130 can be formed using electron beam lithography. In yet another example, the patterned 2D layer 130 can be formed using ion bombardment. In yet another example, the patterned 2D layer 130 can be formed using a noodle shaped metal mask.
  • FIG. 1C shows that an epitaxial layer 140 is grown on the patterned 2D layer 130 .
  • an epitaxial seed can be formed through the etched regions (holes) in the patterned 2D layer 130 and then grow laterally over the rest of the patterned 2D layer 130 .
  • the majority of bonding at the interface between the epitaxial layer 140 and the first substrate 110 can be van der Waals interaction.
  • an epitaxial material is grown on the patterned 2D layer (e.g., patterned graphene) for a short enough duration that portions (e.g., islands) of the epitaxial material do not merge with one another and a patterned epitaxial material (e.g., comprising islands) results (e.g., 240 of FIG. 2E ).
  • the epitaxial layer 140 can include a single-crystalline material that is substantially identical to the material of the first substrate.
  • the crystalline properties of the epitaxial layer 140 can be substantially the same as the crystalline properties of the first substrate 110 .
  • the epitaxial layer 140 is removed and transferred to a second substrate (not shown in FIGS. 1A-1C ) for further processing, leaving the patterned 2D layer 130 on the first substrate 110 for fabricate another epitaxial layer.
  • the first substrate 110 and the pattered 2D layer 130 can be used multiple times (e.g., more than 100 times, more than 200 times, more than 300 times, more than 500 times, or more than 1000 times, including any values and sub ranges in between), thereby reducing the average cost of each epitaxial layer 140 .
  • the epitaxial layer 140 can be transferred away using various methods.
  • a stressor layer can be disposed on the epitaxial layer 140 and a tape layer can be disposed on the stressor layer.
  • the stressor can include a high-stress metal film, such as a Ni film. Using the tape layer and the stressor layer can mechanically exfoliate the epitaxial layer 140 from the 2D pattered layer 130 at a fast release rate by applying high strain energy to the interface between the epitaxial layer 140 and the patterned 2D layer 130 .
  • the tape layer and the stressor layer can be removed, leaving the epitaxial layer 140 for further processing, such as forming more sophisticated devices or depositing additional materials on the epitaxial layer 140 .
  • the tape layer and the stressor layer can be etched away by a FeCl 3 -based solution.
  • the 2D layer 120 can include a combination of multiple sub-layers stitched together.
  • the 2D layer 120 can include multiple sub-layers tiled on the first substrate 110 with adjacent sub-layers are at least partially overlapping so as to substantially cover the entire surface of the first substrate 110 .
  • FIGS. 2A-2H illustrate a method 200 of graphene-based layer fabrication and transfer using graphene patterned with holes (referred to as porous graphene hereafter).
  • the method 200 can be implemented with the graphene functioning as a release layer and the substrate seeding the epitaxial growth of one or more functional layers.
  • a graphene layer 220 is disposed on a substrate 210 .
  • the graphene layer 220 can be grown on the substrate 210 via, for example, chemical vapor deposition. Alternatively, the graphene layer 220 can be transferred to the substrate 210 .
  • a porous film 230 e.g., oxide, nitride, or photoresist film
  • the porous film 230 has a high density of pinholes (e.g., about one hole per square micron).
  • the porous film 230 can include any film with holes to allow subsequent processing shown in FIGS. 2C-2H .
  • dry etching using Ar plasma or O 2 plasma is carried out to open up the pinholes in the porous film 230 .
  • This etching creates a plurality of pinholes 235 in the porous film 230 , allowing the ions in the etching plasma to propagate through the porous film 230 to the graphene layer 220 .
  • the etching plasma then etches the portion of the graphene layer 220 directly underneath the pinholes 235 in the porous film 230 . Ions in the etching plasma can damage the graphene layer 220 by creating a plurality of holes 225 in the graphene layer 220 , which now becomes a porous graphene layer 220 .
  • the etching of the porous film 230 and the etching of the graphene layer 220 can be achieved with the same etching plasma. In another example, the etching of the porous film 230 and the etching of the graphene layer 220 can be achieved with different etching plasmas.
  • the porous film 230 is removed, leaving the now-porous graphene layer 220 exposed for further processing.
  • the porous film 230 includes photoresist material and can be removed by acetone.
  • the porous film 230 includes oxide or nitride and can be removed by hydrogen fluoride (HF).
  • FIG. 2E also shows that an epilayer 240 is grown on the porous graphene layer 220 . The growth starts from the area where the holes 225 were created. The holes 225 allow direct interaction of the substrate 210 with the epilayer 240 , thereby allowing the substrate 210 to guide the crystalline orientation of the epilayer 240 .
  • the growth of the epilayer 240 then extends to cover the entire graphene layer 220 , forming a planar epilayer 240 (e.g., FIG. 2F ).
  • an epitaxial material is grown on the patterned graphene for a short enough duration that portions (e.g., islands) of the epitaxial material do not merge with one another and a patterned epitaxial material 240 (e.g., comprising islands) results (e.g., 240 of FIG. 2E ). Further growth of the epitaxial material 240 can then extend to cover the entire graphene layer 220 , forming a planar epitaxial layer (also referred to herein as an epilayer) 240 (e.g., FIG. 2F ).
  • the formed epilayer 240 is released from the graphene layer 220 and the substrate 210 .
  • the released epilayer 240 is transferred to a target substrate 250 , as shown in FIG. 2H , for further processing, such as forming a functional device.
  • the graphene layer 220 and the substrate 210 after the release of the epilayer 240 shown in FIG. 2G , is then reused to fabricate another epilayer, and the cycle can be repeated multiple times.
  • the method 200 uses graphene for layer transfer for illustrative purposes.
  • the graphene layer 220 can be replaced by any other 2D layer described herein.
  • inventive embodiments are presented by way of example only and that, within the scope of the appended claims and equivalents thereto, inventive embodiments may be practiced otherwise than as specifically described and claimed.
  • inventive embodiments of the present disclosure are directed to each individual feature, system, article, material, kit, and/or method described herein.
  • embodiments of designing and making the technology disclosed herein may be implemented using hardware, software or a combination thereof.
  • the software code can be executed on any suitable processor or collection of processors, whether provided in a single computer or distributed among multiple computers.
  • a computer may be embodied in any of a number of forms, such as a rack-mounted computer, a desktop computer, a laptop computer, or a tablet computer. Additionally, a computer may be embedded in a device not generally regarded as a computer but with suitable processing capabilities, including a Personal Digital Assistant (PDA), a smart phone or any other suitable portable or fixed electronic device.
  • PDA Personal Digital Assistant
  • a computer may have one or more input and output devices. These devices can be used, among other things, to present a user interface. Examples of output devices that can be used to provide a user interface include printers or display screens for visual presentation of output and speakers or other sound generating devices for audible presentation of output. Examples of input devices that can be used for a user interface include keyboards, and pointing devices, such as mice, touch pads, and digitizing tablets. As another example, a computer may receive input information through speech recognition or in other audible format.
  • Such computers may be interconnected by one or more networks in any suitable form, including a local area network or a wide area network, such as an enterprise network, and intelligent network (IN) or the Internet.
  • networks may be based on any suitable technology and may operate according to any suitable protocol and may include wireless networks, wired networks or fiber optic networks.
  • the various methods or processes may be coded as software that is executable on one or more processors that employ any one of a variety of operating systems or platforms. Additionally, such software may be written using any of a number of suitable programming languages and/or programming or scripting tools, and also may be compiled as executable machine language code or intermediate code that is executed on a framework or virtual machine.
  • inventive concepts may be embodied as a computer readable storage medium (or multiple computer readable storage media) (e.g., a computer memory, one or more floppy discs, compact discs, optical discs, magnetic tapes, flash memories, circuit configurations in Field Programmable Gate Arrays or other semiconductor devices, or other non-transitory medium or tangible computer storage coded with one or more programs that, when executed on one or more computers or other processors, perform methods that implement the various embodiments of the invention discussed above.
  • the computer readable medium or media can be transportable, such that the program or programs stored thereon can be loaded onto one or more different computers or other processors to implement various aspects of the present invention as discussed above.
  • program or “software” are used herein in a generic sense to refer to any type of computer code or set of computer-executable instructions that can be employed to program a computer or other processor to implement various aspects of embodiments as discussed above. Additionally, it should be appreciated that according to one aspect, one or more computer programs that when executed perform methods of the present invention need not reside on a single computer or processor, but may be distributed in a modular fashion amongst a number of different computers or processors to implement various aspects of the present invention.
  • Computer-executable instructions may be in many forms, such as program modules, executed by one or more computers or other devices.
  • program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types.
  • functionality of the program modules may be combined or distributed as desired in various embodiments.
  • data structures may be stored in computer-readable media in any suitable form.
  • data structures may be shown to have fields that are related through location in the data structure. Such relationships may likewise be achieved by assigning storage for the fields with locations in a computer-readable medium that convey relationship between the fields.
  • any suitable mechanism may be used to establish a relationship between information in fields of a data structure, including through the use of pointers, tags or other mechanisms that establish relationship between data elements.
  • inventive concepts may be embodied as one or more methods, of which an example has been provided.
  • the acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative ts.
  • a reference to “A and/or B”, when used in conjunction with open-ended language such as “comprising” can refer, in one embodiment, to A only (optionally including elements other than B); in another embodiment, to B only (optionally including elements other than A); in yet another embodiment, to both A and B (optionally including other elements); etc.
  • the phrase “at least one,” in reference to a list of one or more elements, should be understood to mean at least one element selected from any one or more of the elements in the list of elements, but not including at least one of each and every element specifically listed within the list of elements and not excluding any combinations of elements in the list of elements.
  • This definition also allows that elements may optionally be present other than the elements specifically identified within the list of elements to which the phrase “at least one” refers, whether related or unrelated to those elements specifically identified.
  • “at least one of A and B” can refer, in one embodiment, to at least one, optionally including more than one, A, with no B present (and optionally including elements other than B); in another embodiment, to at least one, optionally including more than one, B, with no A present (and optionally including elements other than A); in yet another embodiment, to at least one, optionally including more than one, A, and at least one, optionally including more than one, B (and optionally including other elements); etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Recrystallisation Techniques (AREA)
US16/763,584 2017-11-14 2018-11-14 Epitaxial growth and transfer via patterned two-dimensional (2d) layers Abandoned US20200286786A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/763,584 US20200286786A1 (en) 2017-11-14 2018-11-14 Epitaxial growth and transfer via patterned two-dimensional (2d) layers

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201762585954P 2017-11-14 2017-11-14
US16/763,584 US20200286786A1 (en) 2017-11-14 2018-11-14 Epitaxial growth and transfer via patterned two-dimensional (2d) layers
PCT/US2018/060945 WO2019099461A1 (fr) 2017-11-14 2018-11-14 Croissance épitaxiale et transfert par l'intermédiaire de couches bidimensionnelles à motifs (2d)

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2018/060945 A-371-Of-International WO2019099461A1 (fr) 2017-11-14 2018-11-14 Croissance épitaxiale et transfert par l'intermédiaire de couches bidimensionnelles à motifs (2d)

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/530,870 Continuation US20220157661A1 (en) 2017-11-14 2021-11-19 Epitaxial growth and transfer via patterned two-dimensional (2d) layers

Publications (1)

Publication Number Publication Date
US20200286786A1 true US20200286786A1 (en) 2020-09-10

Family

ID=66539858

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/763,584 Abandoned US20200286786A1 (en) 2017-11-14 2018-11-14 Epitaxial growth and transfer via patterned two-dimensional (2d) layers
US17/530,870 Abandoned US20220157661A1 (en) 2017-11-14 2021-11-19 Epitaxial growth and transfer via patterned two-dimensional (2d) layers

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/530,870 Abandoned US20220157661A1 (en) 2017-11-14 2021-11-19 Epitaxial growth and transfer via patterned two-dimensional (2d) layers

Country Status (2)

Country Link
US (2) US20200286786A1 (fr)
WO (1) WO2019099461A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2624846A (en) * 2022-09-02 2024-06-05 Paragraf Ltd A method of forming a semiconductor or dielectric layer on a substrate

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4105966A3 (fr) 2015-09-08 2023-06-21 Massachusetts Institute Of Technology Systèmes et procédés de transfert de couche à base de graphène
CN110050335A (zh) 2016-11-08 2019-07-23 麻省理工学院 用于层转移的位错过滤系统和方法
WO2018156877A1 (fr) 2017-02-24 2018-08-30 Massachusetts Institute Of Technology Appareil et procédés pour réseau plan focal incurvé
US11355393B2 (en) 2018-08-23 2022-06-07 Massachusetts Institute Of Technology Atomic precision control of wafer-scale two-dimensional materials
GB201910170D0 (en) * 2019-07-16 2019-08-28 Crayonano As Nanowire device
WO2021046269A1 (fr) * 2019-09-04 2021-03-11 Massachusetts Institute Of Technology Croissance épitaxiale multi-régions ainsi que systèmes et articles associés
GB201913701D0 (en) * 2019-09-23 2019-11-06 Crayonano As Composition of matter
CN111430244B (zh) * 2020-05-07 2021-11-23 南京南大光电工程研究院有限公司 氮化镓二硫化钼混合尺度pn结的制备方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0049286B1 (fr) * 1980-04-10 1988-03-02 Massachusetts Institute Of Technology Procede de production de feuilles d'un materiau cristallin et dispositifs fabriques a partir de ces feuilles
KR100307310B1 (ko) * 1999-01-27 2001-10-29 송자 다이아몬드 나노 휘스커 제조방법
US20160076168A1 (en) * 2006-04-07 2016-03-17 Sixpoint Materials, Inc. Substrates for growing group iii nitride crystals and their fabrication method
US8193078B2 (en) * 2008-10-28 2012-06-05 Athenaeum, Llc Method of integrating epitaxial film onto assembly substrate
US8859399B2 (en) * 2008-11-19 2014-10-14 Agency For Science, Technology And Research Method of at least partially releasing an epitaxial layer
CN103378237B (zh) * 2012-04-25 2016-04-13 清华大学 外延结构
CN103378239B (zh) * 2012-04-25 2016-06-08 清华大学 外延结构体
CN104995332B (zh) * 2012-11-19 2017-08-08 加利福尼亚大学董事会 基于石墨烯的电极及应用
US8916451B2 (en) * 2013-02-05 2014-12-23 International Business Machines Corporation Thin film wafer transfer and structure for electronic devices
US20160093491A1 (en) * 2014-09-29 2016-03-31 University Of North Texas LARGE SCALE AND THICKNESS-MODULATED MoS2 NANOSHEETS
US9530643B2 (en) * 2015-03-12 2016-12-27 International Business Machines Corporation Selective epitaxy using epitaxy-prevention layers
EP4105966A3 (fr) * 2015-09-08 2023-06-21 Massachusetts Institute Of Technology Systèmes et procédés de transfert de couche à base de graphène

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2624846A (en) * 2022-09-02 2024-06-05 Paragraf Ltd A method of forming a semiconductor or dielectric layer on a substrate

Also Published As

Publication number Publication date
WO2019099461A9 (fr) 2019-10-17
WO2019099461A1 (fr) 2019-05-23
US20220157661A1 (en) 2022-05-19

Similar Documents

Publication Publication Date Title
US20220157661A1 (en) Epitaxial growth and transfer via patterned two-dimensional (2d) layers
CN108140552A (zh) 基于石墨烯的层转移的系统和方法
Fan et al. Transfer assembly for two-dimensional van der Waals heterostructures
Lee et al. A printable form of single‐crystalline gallium nitride for flexible optoelectronic systems
Lee et al. Non‐destructive wafer recycling for low‐cost thin‐film flexible optoelectronics
Cheng et al. Epitaxial lift-off process for gallium arsenide substrate reuse and flexible electronics
US10460948B2 (en) Stress assisted wet and dry epitaxial lift off
Oh et al. Architectured van der Waals epitaxy of ZnO nanostructures on hexagonal BN
KR20110031864A (ko) 그래핀의 제조 방법, 그 제조 방법으로 얻어지는 그래핀, 그 그래핀을 포함하는 전도성 박막, 투명 전극, 방열 또는 발열 소자
US9437441B2 (en) Methods for etching substrate and semiconductor devices
JP2013080897A (ja) 複合基板の製造方法
JP2016066793A5 (fr)
JP2012218967A (ja) グラフェン膜の形成方法
US9368407B2 (en) Crack control for substrate separation
US20150246516A1 (en) Method for transferring nanostructures
Zhang et al. Releasable AlGaN/GaN 2D Electron Gas Heterostructure Membranes for Flexible Wide‐Bandgap Electronics
KR101671627B1 (ko) 그래핀을 촉매로 한 실리콘의 화학적 식각 방법
WO2020072867A1 (fr) Procédés, appareil et systèmes pour une épitaxie à distance à l'aide de graphène cousu
WO2020072871A1 (fr) Procédés, appareil et systèmes de fabrication de matrices de gan par épitaxie à distance
KR102274382B1 (ko) 향상된 에칭 및 선택적 제거를 위한 하드마스크 막들의 화학적 변형
JP2005288636A (ja) ナノインデントエッジとアンチドット触媒配列を利用したカーボンナノチューブの形成法
US20220367275A1 (en) Method and structure for thin-film fabrication
US20210351033A1 (en) Epitaxial growth template using carbon buffer on sublimated sic substrate
JP2009117829A (ja) 量子ドットの製造方法
KR101828531B1 (ko) 그래핀의 전사 방법

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

AS Assignment

Owner name: MASSACHUSETTS INSTITUTE OF TECHNOLOGY, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, JEEHWAN;BAE, SANGHOON;KIM, YUNJO;REEL/FRAME:053483/0884

Effective date: 20190517

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION