US20140363952A1 - Laser, plasma etch, and backside grind process for wafer dicing - Google Patents
Laser, plasma etch, and backside grind process for wafer dicing Download PDFInfo
- Publication number
- US20140363952A1 US20140363952A1 US14/466,671 US201414466671A US2014363952A1 US 20140363952 A1 US20140363952 A1 US 20140363952A1 US 201414466671 A US201414466671 A US 201414466671A US 2014363952 A1 US2014363952 A1 US 2014363952A1
- Authority
- US
- United States
- Prior art keywords
- mask
- semiconductor wafer
- laser
- substrate
- back side
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02013—Grinding, lapping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02016—Backside treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02019—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/51—Plural diverse manufacturing apparatus including means for metal shaping or assembling
- Y10T29/5124—Plural diverse manufacturing apparatus including means for metal shaping or assembling with means to feed work intermittently from one tool station to another
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Chemical & Material Sciences (AREA)
- Dicing (AREA)
- Laser Beam Processing (AREA)
- Drying Of Semiconductors (AREA)
- High Energy & Nuclear Physics (AREA)
- Plasma & Fusion (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
Abstract
Front side laser scribing and plasma etch are performed followed by back side grind to singulate integrated circuit chips (ICs). A mask is formed covering ICs formed on the wafer, as well as any bumps providing an interface to the ICs. The mask is patterned by laser scribing to provide a patterned mask with gaps. The patterning exposes regions of the semiconductor wafer, below thin film layers from which the ICs are formed. The semiconductor wafer is then etched through the gaps in the patterned mask to advance a front of an etched trench partially through the semiconductor wafer thickness. The front side mask is removed, a backside grind tape applied to the front side, and a back side grind performed to reach the etched trench, thereby singulating the ICs.
Description
- This application is a divisional of U.S. patent application Ser. No. 13/938,537, filed on Jul. 10, 2013; which claims the benefit of priority from U.S. Provisional Patent Application No. 61/790,976, filed on Mar. 15, 2013, entitled “LASER, PLASMA ETCH, AND BACKSIDE GRIND PROCESS FOR WAFER DICING;” and claims the benefit of priority from U.S. Provisional Patent Application No. 61/671,617, filed on Jul. 13, 2012, entitled “LASER, PLASMA ETCH, AND BACKSIDE GRIND PROCESS FOR WAFER DICING,” the entire contents of which are hereby incorporated by reference in their entirety for all purposes.
- 1. Field
- Embodiments of the present invention pertain to the field of semiconductor processing and, in particular, to methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.
- 2. Description of Related Art
- In semiconductor wafer processing, integrated circuits are formed on a wafer (also referred to as a substrate) composed of silicon or other semiconductor material. In general, layers of various materials which are either semiconducting, conducting or insulating are utilized to form the integrated circuits. These materials are doped, deposited and etched using various well-known processes to form integrated circuits. Each wafer is processed to form a large number of individual regions containing integrated circuits known as dice or dies.
- Following the integrated circuit formation process, the wafer is “diced” to separate the individual die from one another for packaging or for use in an unpackaged form within larger circuits. The two main techniques that are used for wafer dicing are scribing and sawing. With scribing, a diamond tipped scribe is moved across the wafer surface along pre-formed scribe lines. These scribe lines extend along the spaces between the dies. These spaces are commonly referred to as “streets.” The diamond scribe forms shallow scratches in the wafer surface along the streets. Upon the application of pressure, such as with a roller, the wafer separates along the scribe lines. The breaks in the wafer follow the crystal lattice structure of the wafer substrate. Scribing can be used for wafers that are about 10 mils (thousandths of an inch) or less in thickness. For thicker wafers, sawing is presently the preferred method for dicing.
- With sawing, a diamond tipped saw rotating at high revolutions per minute contacts the wafer surface and saws the wafer along the streets. The wafer is mounted on a supporting member such as an adhesive film stretched across a film frame and the saw is repeatedly applied to both the vertical and horizontal streets. One problem with either scribing or sawing is that chips and gouges can form along the severed edges of the dies. In addition, cracks can form and propagate from the edges of the dies into the substrate and render the integrated circuit inoperative. Chipping and cracking are particularly a problem with scribing because only one side of a square or rectangular die can be scribed in the direction of the crystalline structure. Consequently, cleaving of the other side of the die results in a jagged separation line. Because of chipping and cracking, additional spacing is required between the dies on the wafer to prevent damage to the integrated circuits, e.g., the chips and cracks are maintained at a distance from the actual integrated circuits. As a result of the spacing requirements, not as many dies can be formed on a standard sized wafer and wafer real estate that could otherwise be used for circuitry is wasted. The use of a saw exacerbates the waste of real estate on a semiconductor wafer. The blade of the saw is approximate 15 microns thick. As such, to insure that cracking and other damage surrounding the cut made by the saw does not harm the integrated circuits; three to five hundred microns often must separate the circuitry of each of the dies. Furthermore, after cutting, each die requires substantial cleaning to remove particles and other contaminants that result from the sawing process.
- Plasma dicing has also been used, but may have limitations as well. For example, one limitation hampering implementation of plasma dicing may be cost. A standard lithography operation for patterning resist may render implementation cost prohibitive. Another limitation possibly hampering implementation of plasma dicing is that plasma processing of commonly encountered metals (e.g., copper) in dicing along streets can create production issues or throughput limits.
- One or more embodiments of the invention are directed to methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon.
- According to one embodiment, a method of dicing a semiconductor wafer including a plurality of integrated circuits involves forming a mask above the semiconductor wafer. The mask covers and protects the integrated circuits. The method involves patterning the mask with a laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The method also includes etching the semiconductor wafer through the gaps in the patterned mask to advance a trench partially through the semiconductor wafer. The method also includes back side grinding the semiconductor wafer to reach the etched trench.
- According to one embodiment, a system for dicing a substrate including a plurality of integrated circuits (ICs) includes a laser scribe module to pattern a multi-layered mask disposed above a substrate to form a trench exposing regions of a substrate between the ICs. The system also includes a plasma etch module physically coupled to the laser scribe module to plasma etch the substrate. The system also includes a back side grinding module to perform back side grinding of the substrate to reach the etched trench. The system also includes a robotic transfer chamber to transfer a laser scribed substrate from the laser scribe module to the plasma etch module.
- Embodiments of the present invention are illustrated by way of example, and not by way of limitation, and can be more fully understood with reference to the following detailed description when considered in connection with the figures in which:
-
FIG. 1 is a flowchart representing operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention; -
FIGS. 2A , 2B, 2C, and 2D illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performance of a method of dicing the semiconductor wafer, corresponding to operations ofFIG. 1 , in accordance with embodiments of the present invention; -
FIG. 3 illustrates a cross-sectional view of a stack of materials that may be present in a street region of a semiconductor wafer or substrate, in accordance with embodiments of the present invention; -
FIG. 4 illustrates a block diagram of a tool layout for laser and plasma dicing of substrates with an integrated deposition module for in-situ application of a multi-layered mask, in accordance with an embodiment of the present invention; and -
FIG. 5 illustrates a block diagram of an exemplary computer system which controls automated performance of one or more operation in the masking, laser scribing, plasma dicing methods described herein, in accordance with an embodiment of the present invention. - Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits thereon, are described. In the following description, numerous specific details are set forth, such as laser and plasma etch wafer dicing approaches with UV-curable adhesive films, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known aspects, such as integrated circuit fabrication, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.
- When dicing wafers that are 300 μm or thicker, the wafers are rigid enough to be directly placed on mounting tapes without die attach film (DAF). In circumstances where wafers are placed on mounting tapes without DAF, no DAF cutting process is involved. Embodiments described herein address the dicing applications of integrated circuit (IC) wafers (e.g., integrated wafers with processor chips) that have a thickness of 300 μm to 800 μm, but preferably in the range of 300 μm to 600 μm thickness. Furthermore, embodiments address dicing applications of integrated circuit wafers with an acceptable dicing kerf width of 50 μm to 200 μm width, preferably 50 μm to 100 μm measured on the wafer front surface. A kerf width of 50 μm to 100 μm measured on the wafer front surface corresponds to a typical kerf width measured from the back side of the wafer of 30-50 μm in a laser/saw hybrid process.
- In embodiments, a hybrid wafer or substrate dicing process involving an initial laser scribe and subsequent plasma etch is implemented for die singulation. The laser scribe process may be used to cleanly remove a mask layer, organic and inorganic dielectric layers, and device layers. The laser etch process may then be terminated upon exposure of, or partial etch of, the wafer or substrate. The plasma etch portion of the dicing process may then be employed to etch through the bulk of the wafer or substrate, such as through bulk single crystalline silicon, to yield die or chip singulation or dicing.
- In embodiments, a method uses a hybrid approach employing laser scribing, plasma etching, and wafer back side grinding to dice the wafers with thickness' ranging from 250 μm to 750 μm. The laser scribing removes difficult-to-etch passivation layers, dielectric layers, and metal layers until the underlying silicon substrate is exposed. Plasma etching generates trenches of a depth to the target die thickness. Finally, backside grinding removes the remaining silicon thickness until the etched trenches are reached to realize die singulation. An advantage of an embodiment employing this hybrid singulation technique is a well-balanced dicing quality due to laser scribing and plasma etch, and increased throughput through further incorporation of backside grinding. The use of laser and plasma etch can be an advantageous extension of the dicing before grinding (DBG) approach to thick die singulation, where typically a laser or blade saw first cuts trenches into the semiconductor wafer to the desired die thickness, immediately followed by the backside grinding. According to one embodiment, the proposed approach uses both laser scribing and plasma etching instead of only laser scribing or blade sawing to generate trenches in a semiconductor wafer. In one embodiment, a method using laser scribing and plasma etching dices wafers that are 250 μm or thicker. Embodiments of the invention fit into current production flow easily and have improved throughput over techniques lacking plasma etching.
-
FIG. 1 illustrates operations in a method of dicing a semiconductor wafer including a plurality of integrated circuits, in accordance with an embodiment of the present invention.FIGS. 2A-2D illustrate cross-sectional views of a semiconductor wafer including a plurality of integrated circuits during performance of the methods. - During the
first operation 102 of themethod 100 ofFIG. 1 , and corresponding toFIG. 2A , afront side mask 202 is formed above a semiconductor wafer orsubstrate 204. According to one embodiment, the semiconductor wafer orsubstrate 204 has a diameter of at least 300 mm and has a thickness prior to back side grinding of 300 μm to 800 μm. As illustrated, in an embodiment, the mask is a conformal mask. Conformal mask embodiments advantageously ensure sufficient thickness of the mask over an underlying topography (e.g., 20 μm bumps, not shown) to survive the duration of a plasma etch dicing operation. In alternative embodiments, however, the mask is a non-conformal, planarized mask (e.g., thickness of the mask over a bump is less than thickness of the mask in a valley). Formation of a conformal mask may be by CVD, for example, or by any other process known in the art. In one embodiment, themask 202 covers and protects integrated circuits (ICs) formed on the surface of semiconductor wafer and also protects bump projecting or protruding up 10-20 μm from the surface of the semiconductor wafer. Themask 202 also covers intervening streets formed between adjacent ones of the integrated circuits. - In accordance with an embodiment of the present invention, forming the
mask 202 includes forming a layer such as, but not limited to, a water-soluble layer (PVA, etc.), and/or a photo-resist layer, and/or an Mine patterning layer. For example, a polymer layer such as a photo-resist layer may be composed of a material otherwise suitable for use in a lithographic process. In embodiments with multiple mask layers, a water-soluble base coat may be disposed below a non-water-soluble overcoat. The basecoat then provides a means of stripping the overcoat while the overcoat provides plasma etch resistance and/or for good mask ablation by the laser scribing process. It has been found for example, that mask materials transparent to the laser wavelength employed in the scribing process contribute to low die edge strength. Hence, a water-soluble base coat, of PVA, for example, as the first mask material layer, may function as a means of undercutting a plasma-resistant/laser energy absorbing overcoat layer of the mask so that the entire mask may be removed/lifted off from the underlying integrated circuit (IC) thin film layer. The water-soluble base coat may further serve as a barrier protecting the IC thin film layer from the process used to strip the energy absorbing mask layer. In embodiments, the laser energy absorbing mask layer is UV-curable and/or UV absorbing, and/or green-band (500-540 nm) absorbing. Exemplary materials include many photo-resists and polyimide (PI) materials conventionally employed for passivation layers of IC chips. In one embodiment, the photo-resist layer is composed of a positive photo-resist material such as, but not limited to, a 248 nanometer (nm) resist, a 193 nm resist, a 157 nm resist, an extreme ultra-violet (EUV) resist, or a phenolic resin matrix with a diazonaphthoquinone sensitizer. In another embodiment, the photo-resist layer is composed of a negative photo-resist material such as, but not limited to, poly-cis-isoprene and poly-vinyl-cinnamate. - Referring again to
FIG. 2A , the semiconductor wafer orsubstrate 204 has disposed thereon or therein, as a portion of theintegrated circuits 206, an array of semiconductor devices. Examples of such semiconductor devices include, but are not limited to, memory devices or complimentary metal-oxide-semiconductor (CMOS) transistors fabricated in a silicon substrate and encased in a dielectric layer. A plurality of metal interconnects may be formed above the devices or transistors, and in surrounding dielectric layers, and may be used to electrically couple the devices or transistors to form the integrated circuits. Conductive bumps andpassivation layers 208 may be formed above the interconnect layers. Materials making up the streets may be similar to or the same as those materials used to form the integrated circuits. For example, streets may be composed of layers of dielectric materials, semiconductor materials, and metallization. In one embodiment, one or more of the streets includes test devices similar to the actual devices of the integrated circuits. - Returning to
FIG. 1 , and turning to correspondingFIG. 2B , themethod 100 proceeds with bulk target layer material removal atoperation 104. To minimize dielectric delamination and cracking, a femtosecond laser is preferred. However, depending on the device structure, an ultraviolet (UV), picosecond, or nanosecond laser source can also be applied. The laser has a pulse repetition frequency in the range of 80 kHz to 1 MHz, ideally in the range of 100 kHz to 500 kHz. - Referring again to
FIG. 2B , the laser scribing process is performed generally to remove the material of the streets present between theintegrated circuits 206. In accordance with an embodiment of the present invention, patterning themask 202 with the laser scribing process includes formingtrenches 210 partially into the regions of the semiconductor wafer between the integrated circuits. In an embodiment, patterning the mask with the laser scribing process includes direct writing a pattern using a laser having a pulse width in the femtosecond range. Specifically, a laser with a wavelength in the visible spectrum (e.g., green band, or 500-540 nm) or the ultra-violet (UV, or 300-400 nm band) or infra-red (IR) band (the three totaling a broadband optical spectrum) may be used to provide a femtosecond-based laser, i.e., a laser with a pulse width on the order of the femtosecond (10−15 seconds). In one embodiment, ablation is not, or is essentially not, wavelength dependent and is thus suitable for complex films such as films of the mask, the streets and, possibly, a portion of the semiconductor wafer or substrate. - Laser parameters selection, such as pulse width, may be critical to developing a successful laser scribing and dicing process that minimizes chipping, microcracks and delamination in order to achieve clean laser scribe cuts. The cleaner the laser scribe cut, the smoother an etch process that may be performed for ultimate die singulation. In semiconductor device wafers, many functional layers of different material types (e.g., conductors, insulators, semiconductors) and thicknesses are typically disposed thereon. Such materials may include, but are not limited to, organic materials such as polymers, metals, or inorganic dielectrics such as silicon dioxide and silicon nitride.
- A street between individual integrated circuits disposed on a wafer or substrate may include the similar or same layers as the integrated circuits themselves. For example,
FIG. 3 illustrates a cross-sectional view of a stack of materials that may be used in a street region of a semiconductor wafer or substrate, in accordance with an embodiment of the present invention. Referring toFIG. 3 , astreet region 300 includes thetop portion 302 of a silicon substrate, a firstsilicon dioxide layer 304, a firstetch stop layer 306, a first low K dielectric layer 308 (e.g., having a dielectric constant of less than the dielectric constant of 4.0 for silicon dioxide), a secondetch stop layer 310, a second low Kdielectric layer 312, a thirdetch stop layer 314, an undoped silica glass (USG)layer 316, a secondsilicon dioxide layer 318, and a layer of photo-resist 320 or some other mask.Copper metallization 322 is disposed between the first and third etch stop layers 306 and 314 and through the secondetch stop layer 310. In a specific embodiment, the first, second and third etch stop layers 306, 310 and 314 are composed of silicon nitride, while low Kdielectric layers - Under conventional laser irradiation (such as nanosecond-based or picosecond-based laser irradiation), the materials of
street 300 may behave quite differently in terms of optical absorption and ablation mechanisms. For example, dielectrics layers such as silicon dioxide, is essentially transparent to all commercially available laser wavelengths under normal conditions. By contrast, metals, organics (e.g., low K materials) and silicon can couple photons very easily, particularly in response to nanosecond-based or picosecond-based laser irradiation. In an embodiment, however, a femtosecond-based laser process is used to pattern a layer of silicon dioxide, a layer of low K material, and a layer of copper by ablating the layer of silicon dioxide prior to ablating the layer of low K material and the layer of copper. In a specific embodiment, pulses of approximately less than or equal to 400 femtoseconds are used in a femtosecond-based laser irradiation process to remove a mask, a street, and a portion of a silicon substrate. In another embodiment, pulses of approximately less than or equal to 500 femtoseconds are used. - In accordance with an embodiment of the present invention, suitable femtosecond-based laser processes are characterized by a high peak intensity (irradiance) that usually leads to nonlinear interactions in various materials. In one such embodiment, the femtosecond laser sources have a pulse width approximately in the range of 10 femtoseconds to 500 femtoseconds, although preferably in the range of 100 femtoseconds to 400 femtoseconds. In one embodiment, the femtosecond laser sources have a wavelength approximately in the range of 1570 nanometers to 200 nanometers, although preferably in the range of 540 nanometers to 250 nanometers. In one embodiment, the laser and corresponding optical system provide a focal spot at the work surface approximately in the range of 3 microns to 15 microns, though preferably approximately in the range of 5 microns to 10 microns.
- The spacial beam profile at the work surface may be a single mode (Gaussian) or have a shaped top-hat profile. In an embodiment, the laser source has a pulse repetition rate approximately in the range of 200 kHz to 10 MHz, although preferably approximately in the range of 500 kHz to 5 MHz. In an embodiment, the laser source delivers pulse energy at the work surface approximately in the range of 0.5 μJ to 100 μJ, although preferably approximately in the range of 10 to 50. In an embodiment, the laser scribing process runs along a work piece surface at a speed approximately in the range of 500 mm/sec to 5 m/sec, although preferably approximately in the range of 600 mm/sec to 2 m/sec.
- The scribing process may be run in single pass only, or in multiple passes, but, in an embodiment, preferably 1-2 passes. In one embodiment, the scribing depth in the work piece is approximately in the range of 5 microns to 50 microns deep, preferably approximately in the range of 10 microns to 20 microns deep. The laser may be applied either in a train of single pulses at a given pulse repetition rate or a train of pulse bursts. In an embodiment, the kerf width of the laser beam generated is approximately in the range of 2 microns to 15 microns, although in silicon wafer scribing/dicing preferably approximately in the range of 6 microns to 10 microns, measured at the device/silicon interface.
- Laser parameters may be selected with benefits and advantages such as providing sufficiently high laser intensity to achieve ionization of inorganic dielectrics (e.g., silicon dioxide) and to minimize delamination and chipping caused by underlayer damage prior to direct ablation of inorganic dielectrics. Also, parameters may be selected to provide meaningful process throughput for industrial applications with precisely controlled ablation width (e.g., kerf width) and depth. As described above, a femtosecond-based laser is far more suitable to providing such advantages, as compared with picosecond-based and nanosecond-based laser ablation processes. However, even in the spectrum of femtosecond-based laser ablation, certain wavelengths may provide better performance than others. For example, in one embodiment, a femtosecond-based laser process having a wavelength close to (e.g., 500-540 nm), or in the UV range (e.g., 300-400 nm) provides a cleaner ablation process than a femtosecond-based laser process having a wavelength close to or in the IR range. In a specific such embodiment, a femtosecond-based laser process suitable for semiconductor wafer or substrate scribing is based on a laser having a wavelength of approximately less than or equal to 540 nanometers. In a particular such embodiment, pulses of approximately less than or equal to 400 femtoseconds of the laser having the wavelength of approximately less than or equal to 540 nanometers are used. However, in an alternative embodiment, dual laser wavelengths (e.g., a combination of an IR laser and a UV laser) are used.
- Returning to
FIG. 1 , and turning to correspondingFIG. 2C , the semiconductor wafer is next plasma etched atoperation 106. As illustrated inFIG. 2C , the plasma etch front proceeds through the gaps in the patternedmask 202. In accordance with an embodiment of the present invention, etching the semiconductor wafer includes etching the trenches formed with the laser scribing process so as to not etch entirely through semiconductor wafer. In one embodiment, the plasma etching operation employs a through-silicon via type etch process. - In a specific embodiment, during the etch process the etch rate of the material of the silicon of the
semiconductor wafer 204 is greater than 25 microns per minute. An ultra-high-density plasma source may be used for the plasma etching portion of the die singulation process. An example of a process chamber suitable to perform such a plasma etch process is the Applied Centura® Silvia™ Etch system available from Applied Materials of Sunnyvale, Calif., USA. The Applied Centura® Silvia™ Etch system combines the capacitive and inductive RF coupling, which gives more independent control of the ion density and ion energy than is possible with capacitive coupling only, even with the improvements provided by magnetic enhancement. This combination enables effective decoupling of the ion density from ion energy, so as to achieve relatively high density plasmas without the high, potentially damaging, DC bias levels, even at very low pressures. Multi-RF source configurations also results in an exceptionally wide process window. However, any plasma etch chamber capable of etching silicon may be used. In an exemplary embodiment, a deep silicon etch is used to etch a single crystalline silicon substrate orwafer 204 at an etch rate greater than approximately 40% of conventional silicon etch rates (e.g., 40 or more) while maintaining essentially precise profile control and virtually scallop-free sidewalls. In a specific embodiment, a through-silicon via type etch process is used. The etch process is based on a plasma generated from a reactive gas, which generally is a fluorine-based gas such as SF6, C4F6, C4F8, CF4, CHF3, XeF2, or any other reactant gas capable of etching silicon at a relatively fast etch rate. - Returning to
FIG. 1 , and turning toFIG. 2D , following the plasma etch atoperation 106, the integrated circuits remain coupled together by thesubstrate 204. According to one embodiment, abackside grinding operation 110 is then performed to polish through the substrate to reach the plasma etched trench and singulate the IC chips. In the exemplary embodiment ofmethod 100, the front side mask is first removed atoperation 108. According to one embodiment, thebackside tape 209 is removed, and tape 211 (e.g., back side grinding (BSG) tape or other protection tape) is applied to the front side. Any conventional BSG process is then performed atoperation 110. - Turning to
FIG. 4 , a singleintegrated platform 400 may be configured to perform many or all of the operations in the hybrid laser ablation-plasmaetch singulation process 100. For example,FIG. 4 illustrates a block diagram of acluster tool 406 coupled withlaser scribe apparatus 410 for laser and plasma dicing of substrates, in accordance with an embodiment of the present invention. Referring toFIG. 4 , thecluster tool 406 is coupled to a factory interface 402 (FI) having a plurality of load locks 404. Thefactory interface 402 may be a suitable atmospheric port to interface between an outside manufacturing facility withlaser scribe apparatus 410 andcluster tool 406. Thefactory interface 402 may include robots with arms or blades for transferring substrates (or carriers thereof) from storage units (such as front opening unified pods) into eithercluster tool 406 orlaser scribe apparatus 410, or both. - A
laser scribe apparatus 410 is also coupled to theFI 402. In an embodiment, thelaser scribe apparatus 410 includes a femtosecond laser operating in the 300-540 nm band. The femtosecond laser to performing the laser ablation portion of the hybrid laser and etchsingulation process 100. In one embodiment, a moveable stage is also included inlaser scribe apparatus 410, the moveable stage configured for moving a wafer or substrate (or a carrier thereof) relative to the femtosecond-based laser. In a specific embodiment, the femtosecond laser is also moveable. - The
cluster tool 406 includes one or moreplasma etch chambers 408 coupled to the FI by a robotic transfer chamber 450 housing a robotic arm for in-vaccuo transfer of substrates. Theplasma etch chambers 408 is suitable for performing a plasma etch portion of the hybrid laser and etchsingulation process 100. In one exemplary embodiment, theplasma etch chamber 408 is further coupled to an SF6 gas source and at least one of a C4F8 and C4F6 source. In one embodiment, theplasma etch chamber 408 is coupled to an SF6 gas source and at least one of a C4F8, CF4, and C4F6 source. In a specific embodiment, the one or moreplasma etch chambers 408 is an Applied Centura® Silvia™ Etch system, available from Applied Materials of Sunnyvale, Calif., USA, although other suitable etch systems are also available commercially. In an embodiment, more than oneetch chamber 408 is included in thecluster tool 406 portion ofintegrated platform 400 to enable high manufacturing throughput of the singulation or dicing process. - The
cluster tool 406 may include other chambers suitable for performing functions in the hybrid laser ablation-plasmaetch singulation process 100. In the exemplary embodiment illustrated inFIG. 4 , thecluster tool 406 includes both a mask formation module 412 and awet station 414, though either may be provided in absence of the other. The mask formation module 412 may be a spin coating module. As a spin coating module, a rotatable chuck is configured to clamp by vacuum, or otherwise, a thinned substrate mounted on a carrier such as backing tape mounted on a frame. In further embodiments, the spin coating module is fluidly coupled to an aqueous solution source. - Embodiments of the
wet station 414 are to dissolve the water-soluble mask material layer after plasma etching the substrate. Thewet station 414 may include for example a pressurized spray jet to dispense water other solvent. -
FIG. 5 illustrates acomputer system 500 within which a set of instructions, for causing the machine to execute one or more of the scribing methods discussed herein may be executed. Theexemplary computer system 500 includes aprocessor 502, a main memory 504 (e.g., read-only memory (ROM), flash memory, dynamic random access memory (DRAM) such as synchronous DRAM (SDRAM) or Rambus DRAM (RDRAM), etc.), a static memory 506 (e.g., flash memory, static random access memory (SRAM), etc.), and a secondary memory 518 (e.g., a data storage device), which communicate with each other via abus 530. -
Processor 502 represents one or more general-purpose processing devices such as a microprocessor, central processing unit, or the like. More particularly, theprocessor 502 may be a complex instruction set computing (CISC) microprocessor, reduced instruction set computing (RISC) microprocessor, very long instruction word (VLIW) microprocessor, etc.Processor 502 may also be one or more special-purpose processing devices such as an application specific integrated circuit (ASIC), a field programmable gate array (FPGA), a digital signal processor (DSP), network processor, or the like.Processor 502 is configured to execute theprocessing logic 526 for performing the operations and steps discussed herein. - The
computer system 500 may further include anetwork interface device 508. Thecomputer system 500 also may include a video display unit 510 (e.g., a liquid crystal display (LCD) or a cathode ray tube (CRT)), an alphanumeric input device 512 (e.g., a keyboard), a cursor control device 514 (e.g., a mouse), and a signal generation device 516 (e.g., a speaker). - The
secondary memory 518 may include a machine-accessible storage medium (or more specifically a computer-readable storage medium) 531 on which is stored one or more sets of instructions (e.g., software 522) embodying any one or more of the methodologies or functions described herein. Thesoftware 522 may also reside, completely or at least partially, within themain memory 504 and/or within theprocessor 502 during execution thereof by thecomputer system 500, themain memory 504 and theprocessor 502 also constituting machine-readable storage media. Thesoftware 522 may further be transmitted or received over anetwork 520 via thenetwork interface device 508. - While the machine-
accessible storage medium 531 is shown in an exemplary embodiment to be a single medium, the term “machine-readable storage medium” should be taken to include a single medium or multiple media (e.g., a centralized or distributed database, and/or associated caches and servers) that store the one or more sets of instructions. The term “machine-readable storage medium” shall also be taken to include any medium that is capable of storing or encoding a set of instructions for execution by the machine and that cause the machine to perform any one or more of the methodologies of the present invention. The term “machine-readable storage medium” shall accordingly be taken to include, but not be limited to, solid-state memories, and optical and magnetic media, and other non-transitory machine-readable storage medium. - It is to be understood that the above description is intended to be illustrative, and not restrictive. For example, while flow diagrams in the figures show a particular order of operations performed by certain embodiments of the invention, it should be understood that such order is not required (e.g., alternative embodiments may perform the operations in a different order, combine certain operations, overlap certain operations, etc.). Furthermore, many other embodiments will be apparent to those of skill in the art upon reading and understanding the above description. Although the present invention has been described with reference to specific exemplary embodiments, it will be recognized that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The scope of the invention should, therefore, be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
Claims (15)
1. A method of dicing a semiconductor wafer comprising a plurality of integrated circuits, the method comprising:
forming a mask above the semiconductor wafer, the mask covering and protecting the integrated circuits;
patterning the mask with a laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits;
etching the semiconductor wafer through the gaps in the patterned mask to advance a trench partially through the semiconductor wafer; and
back side grinding the semiconductor wafer to reach the etched trench.
2. The method of claim 1 , further comprising removing the mask following the plasma etch and prior to the back side grinding.
3. The method of claim 1 , wherein the back side grinding further comprises applying a protection tape on a front side of the semiconductor wafer prior to the back side grinding.
4. The method of claim 3 , further comprising removing the protection tape from a backside of the semiconductor wafer after the plasma etch.
5. The method of claim 1 , wherein the semiconductor wafer has a diameter of at least 300 mm and has a thickness prior to the back side grinding of 300 μm to 800 μm.
6. The method of claim 1 , wherein patterning the mask further comprises direct writing a pattern with a femtosecond laser having a wavelength less than or equal to 540 nanometers and a laser pulse width less than or equal to 400 femtoseconds.
7. The method of claim 1 , wherein forming the mask further comprises depositing a water-soluble mask layer on the semiconductor wafer.
8. The method of claim 7 , wherein the water-soluble mask layer comprises PVA.
9. The method of claim 8 , wherein forming the mask further comprises depositing a multi-layered mask comprising the water-soluble mask layer as a base coat and a non-water-soluble mask layer as an overcoat on top of the base coat.
10. The method of claim 9 , wherein the non-water-soluble mask layer is a photo-resist or a polyimide (PI).
11. A method of dicing a substrate comprising a plurality of integrated circuits (ICs), the method comprising:
patterning, with a laser scribe process, a multi-layered mask disposed above a substrate to form a trench exposing regions of a substrate between the ICs;
plasma etching the substrate to advance the trench partially through substrate; and
back side grinding the substrate to reach the etched trench.
12. The method of claim 11 , further comprising removing the mask following the plasma etch and prior to the back side grinding.
13. The method of claim 11 , wherein the back side grinding further comprises applying a protection tape on a front side of the substrate prior to the back side grinding.
14. The method of claim 13 , further comprising removing the protection tape from a backside of the substrate after the plasma etch.
15. The method of claim 11 , wherein the substrate has a diameter of at least 300 mm and has a thickness prior to the back side grinding of 300 μm to 800 μm.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/466,671 US20140363952A1 (en) | 2012-07-13 | 2014-08-22 | Laser, plasma etch, and backside grind process for wafer dicing |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261671617P | 2012-07-13 | 2012-07-13 | |
US201361790976P | 2013-03-15 | 2013-03-15 | |
US13/938,537 US8845854B2 (en) | 2012-07-13 | 2013-07-10 | Laser, plasma etch, and backside grind process for wafer dicing |
US14/466,671 US20140363952A1 (en) | 2012-07-13 | 2014-08-22 | Laser, plasma etch, and backside grind process for wafer dicing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/938,537 Division US8845854B2 (en) | 2012-07-13 | 2013-07-10 | Laser, plasma etch, and backside grind process for wafer dicing |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140363952A1 true US20140363952A1 (en) | 2014-12-11 |
Family
ID=49914326
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/938,537 Active US8845854B2 (en) | 2012-07-13 | 2013-07-10 | Laser, plasma etch, and backside grind process for wafer dicing |
US14/466,671 Abandoned US20140363952A1 (en) | 2012-07-13 | 2014-08-22 | Laser, plasma etch, and backside grind process for wafer dicing |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/938,537 Active US8845854B2 (en) | 2012-07-13 | 2013-07-10 | Laser, plasma etch, and backside grind process for wafer dicing |
Country Status (6)
Country | Link |
---|---|
US (2) | US8845854B2 (en) |
JP (1) | JP6360477B2 (en) |
KR (1) | KR102157242B1 (en) |
CN (1) | CN104412367A (en) |
TW (1) | TW201409557A (en) |
WO (1) | WO2014011914A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016215473B4 (en) | 2015-09-10 | 2023-10-26 | Disco Corporation | Method for processing a substrate |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8598016B2 (en) * | 2011-06-15 | 2013-12-03 | Applied Materials, Inc. | In-situ deposited mask layer for device singulation by laser scribing and plasma etch |
US8975162B2 (en) * | 2012-12-20 | 2015-03-10 | Applied Materials, Inc. | Wafer dicing from wafer backside |
FR3002687B1 (en) * | 2013-02-26 | 2015-03-06 | Soitec Silicon On Insulator | PROCESS FOR TREATING A STRUCTURE |
US20140273401A1 (en) * | 2013-03-14 | 2014-09-18 | Wei-Sheng Lei | Substrate laser dicing mask including laser energy absorbing water-soluble film |
WO2014159464A1 (en) * | 2013-03-14 | 2014-10-02 | Applied Materials, Inc. | Multi-layer mask including non-photodefinable laser energy absorbing layer for substrate dicing by laser and plasma etch |
US20150147850A1 (en) * | 2013-11-25 | 2015-05-28 | Infineon Technologies Ag | Methods for processing a semiconductor workpiece |
JP6295094B2 (en) * | 2014-02-06 | 2018-03-14 | 株式会社ディスコ | Wafer processing method |
US20150287638A1 (en) * | 2014-04-04 | 2015-10-08 | Jungrae Park | Hybrid wafer dicing approach using collimated laser scribing process and plasma etch |
US9076860B1 (en) * | 2014-04-04 | 2015-07-07 | Applied Materials, Inc. | Residue removal from singulated die sidewall |
DE102015100783A1 (en) | 2015-01-20 | 2016-07-21 | Infineon Technologies Ag | Method for dicing a wafer and semiconductor chip |
CN104637878B (en) * | 2015-02-11 | 2017-08-29 | 华天科技(昆山)电子有限公司 | The wafer-level packaging cutting method of ultra-narrow pitch |
US10163709B2 (en) | 2015-02-13 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
JP6509614B2 (en) * | 2015-04-08 | 2019-05-08 | 株式会社ディスコ | Wafer division method |
WO2017106209A1 (en) | 2015-12-13 | 2017-06-22 | GenXComm, Inc. | Interference cancellation methods and apparatus |
DE102016109693B4 (en) * | 2016-05-25 | 2022-10-27 | Infineon Technologies Ag | Process for separating semiconductor dies from a semiconductor substrate and semiconductor substrate arrangement |
US10257746B2 (en) | 2016-07-16 | 2019-04-09 | GenXComm, Inc. | Interference cancellation methods and apparatus |
CN107799467B (en) * | 2016-08-30 | 2021-01-29 | 上海新昇半导体科技有限公司 | Etching method, etching device and semiconductor wafer segmentation method |
DE102016224978B4 (en) * | 2016-12-14 | 2022-12-29 | Disco Corporation | substrate processing method |
DE102017200631B4 (en) | 2017-01-17 | 2022-12-29 | Disco Corporation | Method of processing a substrate |
JP6925714B2 (en) * | 2017-05-11 | 2021-08-25 | 株式会社ディスコ | Wafer processing method |
DE102017212858A1 (en) | 2017-07-26 | 2019-01-31 | Disco Corporation | Method for processing a substrate |
JP2019071333A (en) * | 2017-10-06 | 2019-05-09 | 株式会社ディスコ | Wafer processing method |
US10971401B2 (en) | 2018-10-16 | 2021-04-06 | Cerebras Systems Inc. | Systems and methods for precision fabrication of an orifice within an integrated circuit |
US11417628B2 (en) | 2018-12-26 | 2022-08-16 | Ap Memory Technology Corporation | Method for manufacturing semiconductor structure |
US11158552B2 (en) | 2018-12-26 | 2021-10-26 | AP Memory Technology Corp. | Semiconductor device and method to manufacture the same |
US10811402B2 (en) | 2018-12-26 | 2020-10-20 | AP Memory Technology Corp. | Memory device and microelectronic package having the same |
US11672111B2 (en) | 2018-12-26 | 2023-06-06 | Ap Memory Technology Corporation | Semiconductor structure and method for manufacturing a plurality thereof |
US11380614B2 (en) | 2018-12-26 | 2022-07-05 | AP Memory Technology Corp. | Circuit assembly |
US11150409B2 (en) | 2018-12-27 | 2021-10-19 | GenXComm, Inc. | Saw assisted facet etch dicing |
US10727945B1 (en) | 2019-07-15 | 2020-07-28 | GenXComm, Inc. | Efficiently combining multiple taps of an optical filter |
US11215755B2 (en) | 2019-09-19 | 2022-01-04 | GenXComm, Inc. | Low loss, polarization-independent, large bandwidth mode converter for edge coupling |
US11539394B2 (en) | 2019-10-29 | 2022-12-27 | GenXComm, Inc. | Self-interference mitigation in in-band full-duplex communication systems |
US11145530B2 (en) | 2019-11-08 | 2021-10-12 | Cerebras Systems Inc. | System and method for alignment of an integrated circuit |
TWI780666B (en) * | 2020-05-07 | 2022-10-11 | 愛普科技股份有限公司 | Semiconductor structure and method for manufacturing a plurality thereof |
CN111673271A (en) * | 2020-06-16 | 2020-09-18 | 南京萃智激光应用技术研究院有限公司 | Method for preparing nanobelt by femtosecond laser |
US11796737B2 (en) | 2020-08-10 | 2023-10-24 | GenXComm, Inc. | Co-manufacturing of silicon-on-insulator waveguides and silicon nitride waveguides for hybrid photonic integrated circuits |
CN112542373B (en) * | 2020-11-05 | 2023-07-21 | 山西中科潞安紫外光电科技有限公司 | Method for improving grinding yield of warped sapphire wafer |
TWI771893B (en) * | 2021-02-03 | 2022-07-21 | 國立陽明交通大學 | Method for cutting an array of chips |
US11838056B2 (en) | 2021-10-25 | 2023-12-05 | GenXComm, Inc. | Hybrid photonic integrated circuits for ultra-low phase noise signal generators |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090155981A1 (en) * | 2007-12-13 | 2009-06-18 | Ayotte Stephen P | Method and apparatus for singulating integrated circuit chips |
US20110312157A1 (en) * | 2010-06-22 | 2011-12-22 | Wei-Sheng Lei | Wafer dicing using femtosecond-based laser and plasma etch |
US20110308739A1 (en) * | 2010-06-21 | 2011-12-22 | Brewer Science Inc. | Method and apparatus for removing a reversibly mounted device wafer from a carrier substrate |
US20120040510A1 (en) * | 2009-04-24 | 2012-02-16 | Hoseung Yoo | Dicing Before Grinding Process for Preparation of Semiconductor |
US20120322241A1 (en) * | 2011-06-15 | 2012-12-20 | Applied Materials, Inc. | Multi-layer mask for substrate dicing by laser and plasma etch |
Family Cites Families (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4049944A (en) | 1973-02-28 | 1977-09-20 | Hughes Aircraft Company | Process for fabricating small geometry semiconductive devices including integrated components |
JPS6242426A (en) * | 1985-08-19 | 1987-02-24 | Toshiba Corp | Manufacture of semiconductor device |
JP3165304B2 (en) * | 1992-12-04 | 2001-05-14 | 株式会社半導体エネルギー研究所 | Semiconductor device manufacturing method and semiconductor processing apparatus |
US5593606A (en) | 1994-07-18 | 1997-01-14 | Electro Scientific Industries, Inc. | Ultraviolet laser system and method for forming vias in multi-layered targets |
JPH09216085A (en) | 1996-02-07 | 1997-08-19 | Canon Inc | Method and equipment for cutting substrate |
US6426484B1 (en) | 1996-09-10 | 2002-07-30 | Micron Technology, Inc. | Circuit and method for heating an adhesive to package or rework a semiconductor die |
US5920973A (en) | 1997-03-09 | 1999-07-13 | Electro Scientific Industries, Inc. | Hole forming system with multiple spindles per station |
JP3230572B2 (en) | 1997-05-19 | 2001-11-19 | 日亜化学工業株式会社 | Method for manufacturing nitride compound semiconductor device and semiconductor light emitting device |
US6057180A (en) | 1998-06-05 | 2000-05-02 | Electro Scientific Industries, Inc. | Method of severing electrically conductive links with ultraviolet laser output |
JP4318353B2 (en) * | 1999-10-01 | 2009-08-19 | パナソニック株式会社 | Substrate manufacturing method |
JP2001110811A (en) | 1999-10-08 | 2001-04-20 | Oki Electric Ind Co Ltd | Manufacturing method of semiconductor device |
JP4387007B2 (en) | 1999-10-26 | 2009-12-16 | 株式会社ディスコ | Method for dividing semiconductor wafer |
JP2001144126A (en) | 1999-11-12 | 2001-05-25 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method |
JP2001148358A (en) | 1999-11-19 | 2001-05-29 | Disco Abrasive Syst Ltd | Semiconductor wafer and deviding method thereof |
US6887804B2 (en) | 2000-01-10 | 2005-05-03 | Electro Scientific Industries, Inc. | Passivation processing over a memory link |
CA2395960A1 (en) | 2000-01-10 | 2001-07-19 | Electro Scientific Industries, Inc. | Laser system and method for processing a memory link with a burst of laser pulses having ultrashort pulsewidths |
WO2001074529A2 (en) | 2000-03-30 | 2001-10-11 | Electro Scientific Industries, Inc. | Laser system and method for single pass micromachining of multilayer workpieces |
JP2001308036A (en) * | 2000-04-25 | 2001-11-02 | Hitachi Ltd | Method for manufacturing semiconductor device |
GB2386184B (en) | 2000-07-12 | 2004-05-26 | Electro Scient Ind Inc | UV laser system and method for single pulse severing of IC fuses |
US6676878B2 (en) | 2001-01-31 | 2004-01-13 | Electro Scientific Industries, Inc. | Laser segmented cutting |
KR100379563B1 (en) * | 2001-02-21 | 2003-04-10 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor Wafer Working Process Using Plasma Etching Methode |
US6759275B1 (en) | 2001-09-04 | 2004-07-06 | Megic Corporation | Method for making high-performance RF integrated circuits |
US6642127B2 (en) | 2001-10-19 | 2003-11-04 | Applied Materials, Inc. | Method for dicing a semiconductor wafer |
JP3910843B2 (en) | 2001-12-13 | 2007-04-25 | 東京エレクトロン株式会社 | Semiconductor element separation method and semiconductor element separation apparatus |
US6706998B2 (en) | 2002-01-11 | 2004-03-16 | Electro Scientific Industries, Inc. | Simulated laser spot enlargement |
CN1515025A (en) | 2002-02-25 | 2004-07-21 | ������������ʽ���� | Method for dividing semiconductor wafer |
KR100451950B1 (en) | 2002-02-25 | 2004-10-08 | 삼성전자주식회사 | Sawing method for image sensor device wafer |
JP2003257896A (en) | 2002-02-28 | 2003-09-12 | Disco Abrasive Syst Ltd | Method for dicing semiconductor wafer |
KR101037142B1 (en) | 2002-04-19 | 2011-05-26 | 일렉트로 사이언티픽 인더스트리즈, 아이엔씨 | Program-controlled dicing of a substrate using a pulsed laser |
JP2004031526A (en) | 2002-06-24 | 2004-01-29 | Toyoda Gosei Co Ltd | Manufacturing method of group iii nitride compound semiconductor element |
JP2004031619A (en) * | 2002-06-26 | 2004-01-29 | Toshiba Corp | Method for manufacturing semiconductor device |
US6582983B1 (en) | 2002-07-12 | 2003-06-24 | Keteca Singapore Singapore | Method and wafer for maintaining ultra clean bonding pads on a wafer |
JP4286497B2 (en) | 2002-07-17 | 2009-07-01 | 新光電気工業株式会社 | Manufacturing method of semiconductor device |
JP3908148B2 (en) | 2002-10-28 | 2007-04-25 | シャープ株式会社 | Multilayer semiconductor device |
US20050023260A1 (en) * | 2003-01-10 | 2005-02-03 | Shinya Takyu | Semiconductor wafer dividing apparatus and semiconductor device manufacturing method |
JP2004273895A (en) | 2003-03-11 | 2004-09-30 | Disco Abrasive Syst Ltd | Dividing method of semiconductor wafer |
JP2004322168A (en) | 2003-04-25 | 2004-11-18 | Disco Abrasive Syst Ltd | Laser machining apparatus |
JP4231349B2 (en) | 2003-07-02 | 2009-02-25 | 株式会社ディスコ | Laser processing method and laser processing apparatus |
JP2005044901A (en) * | 2003-07-24 | 2005-02-17 | Fuji Electric Holdings Co Ltd | Semiconductor wafer dividing method |
JP4408361B2 (en) | 2003-09-26 | 2010-02-03 | 株式会社ディスコ | Wafer division method |
US7128806B2 (en) | 2003-10-21 | 2006-10-31 | Applied Materials, Inc. | Mask etch processing apparatus |
JP4471632B2 (en) | 2003-11-18 | 2010-06-02 | 株式会社ディスコ | Wafer processing method |
JP2005203541A (en) | 2004-01-15 | 2005-07-28 | Disco Abrasive Syst Ltd | Laser-processing method for wafer |
US7459377B2 (en) | 2004-06-08 | 2008-12-02 | Panasonic Corporation | Method for dividing substrate |
US7687740B2 (en) | 2004-06-18 | 2010-03-30 | Electro Scientific Industries, Inc. | Semiconductor structure processing using multiple laterally spaced laser beam spots delivering multiple blows |
JP4018088B2 (en) | 2004-08-02 | 2007-12-05 | 松下電器産業株式会社 | Semiconductor wafer dividing method and semiconductor element manufacturing method |
US7199050B2 (en) | 2004-08-24 | 2007-04-03 | Micron Technology, Inc. | Pass through via technology for use during the manufacture of a semiconductor device |
JP4018096B2 (en) | 2004-10-05 | 2007-12-05 | 松下電器産業株式会社 | Semiconductor wafer dividing method and semiconductor element manufacturing method |
JP2006120834A (en) * | 2004-10-21 | 2006-05-11 | Disco Abrasive Syst Ltd | Wafer dividing method |
JP4288229B2 (en) | 2004-12-24 | 2009-07-01 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
US7875898B2 (en) | 2005-01-24 | 2011-01-25 | Panasonic Corporation | Semiconductor device |
JP2006253402A (en) * | 2005-03-10 | 2006-09-21 | Nec Electronics Corp | Manufacturing method of semiconductor device |
JP4478053B2 (en) | 2005-03-29 | 2010-06-09 | 株式会社ディスコ | Semiconductor wafer processing method |
JP4285455B2 (en) | 2005-07-11 | 2009-06-24 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4599243B2 (en) | 2005-07-12 | 2010-12-15 | 株式会社ディスコ | Laser processing equipment |
US20070079866A1 (en) * | 2005-10-07 | 2007-04-12 | Applied Materials, Inc. | System and method for making an improved thin film solar cell interconnect |
JP4769560B2 (en) | 2005-12-06 | 2011-09-07 | 株式会社ディスコ | Wafer division method |
JP4372115B2 (en) | 2006-05-12 | 2009-11-25 | パナソニック株式会社 | Semiconductor device manufacturing method and semiconductor module manufacturing method |
JP4480728B2 (en) | 2006-06-09 | 2010-06-16 | パナソニック株式会社 | Method for manufacturing MEMS microphone |
JP4544231B2 (en) | 2006-10-06 | 2010-09-15 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4840174B2 (en) | 2007-02-08 | 2011-12-21 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4840200B2 (en) | 2007-03-09 | 2011-12-21 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4882970B2 (en) * | 2007-11-16 | 2012-02-22 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
US7859084B2 (en) | 2008-02-28 | 2010-12-28 | Panasonic Corporation | Semiconductor substrate |
CN101990480A (en) | 2008-04-10 | 2011-03-23 | 应用材料股份有限公司 | Laser-scribing platform and hybrid writing strategy |
US20100015782A1 (en) * | 2008-07-18 | 2010-01-21 | Chen-Hua Yu | Wafer Dicing Methods |
US8426250B2 (en) * | 2008-10-22 | 2013-04-23 | Intel Corporation | Laser-assisted chemical singulation of a wafer |
US20100129984A1 (en) * | 2008-11-26 | 2010-05-27 | George Vakanas | Wafer singulation in high volume manufacturing |
KR101139964B1 (en) * | 2010-08-31 | 2012-04-30 | 신찬수 | dicing method of semiconductor device |
US8557683B2 (en) * | 2011-06-15 | 2013-10-15 | Applied Materials, Inc. | Multi-step and asymmetrically shaped laser beam scribing |
US8507363B2 (en) * | 2011-06-15 | 2013-08-13 | Applied Materials, Inc. | Laser and plasma etch wafer dicing using water-soluble die attach film |
US8598016B2 (en) * | 2011-06-15 | 2013-12-03 | Applied Materials, Inc. | In-situ deposited mask layer for device singulation by laser scribing and plasma etch |
US9048309B2 (en) * | 2012-07-10 | 2015-06-02 | Applied Materials, Inc. | Uniform masking for wafer dicing using laser and plasma etch |
US20140057414A1 (en) * | 2012-08-27 | 2014-02-27 | Aparna Iyer | Mask residue removal for substrate dicing by laser and plasma etch |
US9252057B2 (en) * | 2012-10-17 | 2016-02-02 | Applied Materials, Inc. | Laser and plasma etch wafer dicing with partial pre-curing of UV release dicing tape for film frame wafer application |
-
2013
- 2013-07-10 US US13/938,537 patent/US8845854B2/en active Active
- 2013-07-11 CN CN201380035111.XA patent/CN104412367A/en active Pending
- 2013-07-11 JP JP2015521819A patent/JP6360477B2/en active Active
- 2013-07-11 KR KR1020157004050A patent/KR102157242B1/en active IP Right Grant
- 2013-07-11 WO PCT/US2013/050123 patent/WO2014011914A1/en active Application Filing
- 2013-07-12 TW TW102125091A patent/TW201409557A/en unknown
-
2014
- 2014-08-22 US US14/466,671 patent/US20140363952A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090155981A1 (en) * | 2007-12-13 | 2009-06-18 | Ayotte Stephen P | Method and apparatus for singulating integrated circuit chips |
US20120040510A1 (en) * | 2009-04-24 | 2012-02-16 | Hoseung Yoo | Dicing Before Grinding Process for Preparation of Semiconductor |
US20110308739A1 (en) * | 2010-06-21 | 2011-12-22 | Brewer Science Inc. | Method and apparatus for removing a reversibly mounted device wafer from a carrier substrate |
US20110312157A1 (en) * | 2010-06-22 | 2011-12-22 | Wei-Sheng Lei | Wafer dicing using femtosecond-based laser and plasma etch |
US20120322241A1 (en) * | 2011-06-15 | 2012-12-20 | Applied Materials, Inc. | Multi-layer mask for substrate dicing by laser and plasma etch |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016215473B4 (en) | 2015-09-10 | 2023-10-26 | Disco Corporation | Method for processing a substrate |
Also Published As
Publication number | Publication date |
---|---|
KR20150032582A (en) | 2015-03-26 |
US8845854B2 (en) | 2014-09-30 |
JP6360477B2 (en) | 2018-07-18 |
WO2014011914A1 (en) | 2014-01-16 |
JP2015528212A (en) | 2015-09-24 |
KR102157242B1 (en) | 2020-09-17 |
TW201409557A (en) | 2014-03-01 |
CN104412367A (en) | 2015-03-11 |
US20140017880A1 (en) | 2014-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8845854B2 (en) | Laser, plasma etch, and backside grind process for wafer dicing | |
US8993414B2 (en) | Laser scribing and plasma etch for high die break strength and clean sidewall | |
JP6577514B2 (en) | Laser / plasma etching wafer dicing using water-soluble die attach film | |
KR102250628B1 (en) | Laser scribing and plasma etch for high die break strength and smooth sidewall | |
US9768014B2 (en) | Wafer coating | |
TWI557789B (en) | Hybrid laser and plasma etch wafer dicing using substrate carrier | |
US9126285B2 (en) | Laser and plasma etch wafer dicing using physically-removable mask | |
US9252057B2 (en) | Laser and plasma etch wafer dicing with partial pre-curing of UV release dicing tape for film frame wafer application | |
KR20150014462A (en) | Laser and plasma etch wafer dicing using uv-curable adhesive film | |
US9443765B2 (en) | Water soluble mask formation by dry film vacuum lamination for laser and plasma dicing | |
KR20240033154A (en) | Mitigation of particle contamination for wafer dicing processes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |